xref: /utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/hdmitx/halHDMIUtilTx.c (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2006-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// file    halHDMIUtilTx.c
98*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
99*53ee8cc1Swenshuai.xi /// @brief  HDMITx Utility HAL
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #define  MHAL_HDMIUTILTX_C
103*53ee8cc1Swenshuai.xi 
104*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
105*53ee8cc1Swenshuai.xi //  Include Files
106*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
107*53ee8cc1Swenshuai.xi 
108*53ee8cc1Swenshuai.xi #include "MsCommon.h"
109*53ee8cc1Swenshuai.xi #include "halHDMIUtilTx.h"
110*53ee8cc1Swenshuai.xi #include "regHDMITx.h"
111*53ee8cc1Swenshuai.xi #include "drvCPU.h"
112*53ee8cc1Swenshuai.xi 
113*53ee8cc1Swenshuai.xi 
114*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
115*53ee8cc1Swenshuai.xi //  Driver Compiler Options
116*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
117*53ee8cc1Swenshuai.xi 
118*53ee8cc1Swenshuai.xi 
119*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
120*53ee8cc1Swenshuai.xi //  Local Defines
121*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
122*53ee8cc1Swenshuai.xi 
123*53ee8cc1Swenshuai.xi //static MS_U32 _gHDMITx_MapBase = 0U;
124*53ee8cc1Swenshuai.xi //static MS_U32 _gPM_MapBase = 0U;
125*53ee8cc1Swenshuai.xi 
126*53ee8cc1Swenshuai.xi MS_VIRT _gHDMITx_MapBase = 0U;
127*53ee8cc1Swenshuai.xi MS_VIRT _gPM_MapBase = 0U;
128*53ee8cc1Swenshuai.xi #if (defined(MSOS_TYPE_LINUX_KERNEL))
129*53ee8cc1Swenshuai.xi MS_VIRT _gCoproBase = 0U;
130*53ee8cc1Swenshuai.xi #endif
131*53ee8cc1Swenshuai.xi 
132*53ee8cc1Swenshuai.xi #define REG(bank, addr)              (*((volatile MS_U16 *)((_gPM_MapBase+(bank<<1U)) + ((addr)<<2U))))
133*53ee8cc1Swenshuai.xi #define PMREG(bank, addr)              (*((volatile MS_U16 *)((_gPM_MapBase+(bank<<1U)) + ((addr)<<2U))))
134*53ee8cc1Swenshuai.xi 
135*53ee8cc1Swenshuai.xi //++ start for IIC
136*53ee8cc1Swenshuai.xi #define PIN_HIGH                        1U
137*53ee8cc1Swenshuai.xi #define PIN_LOW                         0U
138*53ee8cc1Swenshuai.xi 
139*53ee8cc1Swenshuai.xi #define I2C_ACKNOWLEDGE                 PIN_LOW
140*53ee8cc1Swenshuai.xi #define I2C_NON_ACKNOWLEDGE             PIN_HIGH
141*53ee8cc1Swenshuai.xi 
142*53ee8cc1Swenshuai.xi #define i2cSetSCL(pin_state)            ( REG(HDMITX_MISC_REG_BASE, REG_MISC_CONFIG_01) = (REG(HDMITX_MISC_REG_BASE, REG_MISC_CONFIG_01) & (~BIT0)) | (pin_state << 0) )
143*53ee8cc1Swenshuai.xi #define i2cSetSDA(pin_state)            ( REG(HDMITX_MISC_REG_BASE, REG_MISC_CONFIG_01) = (REG(HDMITX_MISC_REG_BASE, REG_MISC_CONFIG_01) & (~BIT4)) | (pin_state << 4) )
144*53ee8cc1Swenshuai.xi #define i2cSCL_PIN_STATUS               ( (REG(HDMITX_MISC_REG_BASE, REG_MISC_CONFIG_01) & BIT0) >> 0 )
145*53ee8cc1Swenshuai.xi #define i2cSDA_PIN_STATUS               ( (REG(HDMITX_MISC_REG_BASE, REG_MISC_CONFIG_01) & BIT4) >> 4 )
146*53ee8cc1Swenshuai.xi 
147*53ee8cc1Swenshuai.xi #define I2C_CHECK_PIN_TIME              1000U // unit: 1 us
148*53ee8cc1Swenshuai.xi #define I2C_CHECK_PIN_CYCLE             8U    // cycle of check pin loopp
149*53ee8cc1Swenshuai.xi #define MCU_MICROSECOND_NOP_NUM         1U
150*53ee8cc1Swenshuai.xi #define I2C_CHECK_PIN_DUMMY             100U//255 /*((I2C_CHECK_PIN_TIME / I2C_CHECK_PIN_CYCLE) * MCU_MICROSECOND_NOP_NUM)*/
151*53ee8cc1Swenshuai.xi #define I2C_ACCESS_DUMMY_TIME           3U
152*53ee8cc1Swenshuai.xi 
153*53ee8cc1Swenshuai.xi #define I2C_DEVICE_ADR_WRITE(slave_adr)   (slave_adr & ~BIT0)
154*53ee8cc1Swenshuai.xi #define I2C_DEVICE_ADR_READ(slave_adr)    (slave_adr | BIT0)
155*53ee8cc1Swenshuai.xi //--- end of IIC
156*53ee8cc1Swenshuai.xi 
157*53ee8cc1Swenshuai.xi #define HDMITX_RX74_SLAVE_ADDR          0x74U
158*53ee8cc1Swenshuai.xi #define HDMITX_EDIDROM_SLAVE_ADDR       0xA0U
159*53ee8cc1Swenshuai.xi 
160*53ee8cc1Swenshuai.xi //wilson@kano -- for SCDC
161*53ee8cc1Swenshuai.xi #define HDMITX_SCDC_SLAVE_ADDR			0xA8U
162*53ee8cc1Swenshuai.xi 
163*53ee8cc1Swenshuai.xi 
164*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
165*53ee8cc1Swenshuai.xi //  Local Structures
166*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
167*53ee8cc1Swenshuai.xi 
168*53ee8cc1Swenshuai.xi typedef enum _I2cIoTransType
169*53ee8cc1Swenshuai.xi {
170*53ee8cc1Swenshuai.xi     I2C_TRANS_READ,
171*53ee8cc1Swenshuai.xi     I2C_TRANS_WRITE
172*53ee8cc1Swenshuai.xi } I2cIoTransType;
173*53ee8cc1Swenshuai.xi 
174*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
175*53ee8cc1Swenshuai.xi //  Global Variables
176*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
177*53ee8cc1Swenshuai.xi extern MS_BOOL g_bDisableRegWrite;
178*53ee8cc1Swenshuai.xi 
179*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
180*53ee8cc1Swenshuai.xi //  Local Variables
181*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
182*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
183*53ee8cc1Swenshuai.xi static MS_BOOL bDebugUtilFlag = TRUE;
184*53ee8cc1Swenshuai.xi #else
185*53ee8cc1Swenshuai.xi static MS_BOOL bDebugUtilFlag = FALSE;
186*53ee8cc1Swenshuai.xi #endif
187*53ee8cc1Swenshuai.xi static MS_U32 u32DDCDelayCount = 520U;
188*53ee8cc1Swenshuai.xi 
189*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
190*53ee8cc1Swenshuai.xi //  Debug Functions
191*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
192*53ee8cc1Swenshuai.xi 
193*53ee8cc1Swenshuai.xi #define DBG_HDMIUTIL(_f)                  do{ if(bDebugUtilFlag & TRUE) (_f); } while(0);
194*53ee8cc1Swenshuai.xi 
195*53ee8cc1Swenshuai.xi 
196*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
197*53ee8cc1Swenshuai.xi //  Local Functions
198*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
199*53ee8cc1Swenshuai.xi extern MS_BOOL MDrv_EEPROM_Read(MS_U32 u32Addr, MS_U8 *pu8Buf, MS_U32 u32Size);
200*53ee8cc1Swenshuai.xi 
201*53ee8cc1Swenshuai.xi //****************************************
202*53ee8cc1Swenshuai.xi // i2c_Delay()
203*53ee8cc1Swenshuai.xi //****************************************
i2c_Delay(void)204*53ee8cc1Swenshuai.xi void i2c_Delay(void)
205*53ee8cc1Swenshuai.xi {
206*53ee8cc1Swenshuai.xi     /*
207*53ee8cc1Swenshuai.xi      * set HDMITx I2C data rate to 50KHz
208*53ee8cc1Swenshuai.xi      */
209*53ee8cc1Swenshuai.xi     volatile MS_U32 i = u32DDCDelayCount;
210*53ee8cc1Swenshuai.xi     while(i-->0)
211*53ee8cc1Swenshuai.xi     {
212*53ee8cc1Swenshuai.xi         #ifdef __mips__
213*53ee8cc1Swenshuai.xi         __asm__ __volatile__ ("nop");
214*53ee8cc1Swenshuai.xi         #endif
215*53ee8cc1Swenshuai.xi 
216*53ee8cc1Swenshuai.xi         #ifdef __AEONR2__
217*53ee8cc1Swenshuai.xi         __asm__ __volatile__ ("l.nop");
218*53ee8cc1Swenshuai.xi         #endif
219*53ee8cc1Swenshuai.xi 
220*53ee8cc1Swenshuai.xi         #ifdef __arm__
221*53ee8cc1Swenshuai.xi         __asm__ __volatile__ ("mov r0, r0");
222*53ee8cc1Swenshuai.xi         #endif
223*53ee8cc1Swenshuai.xi     }
224*53ee8cc1Swenshuai.xi }
225*53ee8cc1Swenshuai.xi 
226*53ee8cc1Swenshuai.xi 
227*53ee8cc1Swenshuai.xi /////////////////////////////////////////
228*53ee8cc1Swenshuai.xi // Set I2C SCL pin high/low.
229*53ee8cc1Swenshuai.xi //
230*53ee8cc1Swenshuai.xi // Arguments: bSet - high/low bit
231*53ee8cc1Swenshuai.xi /////////////////////////////////////////
i2cSetSCL_Chk(MS_U8 bSet)232*53ee8cc1Swenshuai.xi void i2cSetSCL_Chk(MS_U8 bSet)
233*53ee8cc1Swenshuai.xi {
234*53ee8cc1Swenshuai.xi     MS_U8 ucDummy; // loop dummy
235*53ee8cc1Swenshuai.xi 
236*53ee8cc1Swenshuai.xi     i2cSetSCL(bSet); // set SCL pin
237*53ee8cc1Swenshuai.xi 
238*53ee8cc1Swenshuai.xi     if (bSet == PIN_HIGH) // if set pin high
239*53ee8cc1Swenshuai.xi     {
240*53ee8cc1Swenshuai.xi         ucDummy = I2C_CHECK_PIN_DUMMY; // initialize dummy
241*53ee8cc1Swenshuai.xi         while ((i2cSCL_PIN_STATUS == PIN_LOW) && (ucDummy--)) ; // check SCL pull high
242*53ee8cc1Swenshuai.xi     }
243*53ee8cc1Swenshuai.xi     else
244*53ee8cc1Swenshuai.xi     {
245*53ee8cc1Swenshuai.xi         ucDummy = I2C_CHECK_PIN_DUMMY; // initialize dummy
246*53ee8cc1Swenshuai.xi         while ((i2cSCL_PIN_STATUS == PIN_HIGH) && (ucDummy--)) ; // check SCL pull low
247*53ee8cc1Swenshuai.xi     }
248*53ee8cc1Swenshuai.xi }
249*53ee8cc1Swenshuai.xi 
250*53ee8cc1Swenshuai.xi /////////////////////////////////////////
251*53ee8cc1Swenshuai.xi // Set I2C SDA pin high/low
252*53ee8cc1Swenshuai.xi //
253*53ee8cc1Swenshuai.xi // Arguments: bSet - high/low bit
254*53ee8cc1Swenshuai.xi /////////////////////////////////////////
i2cSetSDA_Chk(MS_U8 bSet)255*53ee8cc1Swenshuai.xi void i2cSetSDA_Chk(MS_U8 bSet)
256*53ee8cc1Swenshuai.xi {
257*53ee8cc1Swenshuai.xi     MS_U8 ucDummy; // loop dummy
258*53ee8cc1Swenshuai.xi 
259*53ee8cc1Swenshuai.xi     i2cSetSDA(bSet); // set SDA pin
260*53ee8cc1Swenshuai.xi 
261*53ee8cc1Swenshuai.xi     if (bSet == PIN_HIGH) // if set pin high
262*53ee8cc1Swenshuai.xi     {
263*53ee8cc1Swenshuai.xi         ucDummy = I2C_CHECK_PIN_DUMMY; // initialize dummy
264*53ee8cc1Swenshuai.xi         while ((i2cSDA_PIN_STATUS == PIN_LOW) && (ucDummy--)) ; // check SDA pull high
265*53ee8cc1Swenshuai.xi     }
266*53ee8cc1Swenshuai.xi }
267*53ee8cc1Swenshuai.xi 
268*53ee8cc1Swenshuai.xi /////////////////////////////////////////
269*53ee8cc1Swenshuai.xi // Set I2C SDA pin as input
270*53ee8cc1Swenshuai.xi //
271*53ee8cc1Swenshuai.xi // Arguments:
272*53ee8cc1Swenshuai.xi /////////////////////////////////////////
i2cSetSDA_Input(void)273*53ee8cc1Swenshuai.xi void i2cSetSDA_Input(void)
274*53ee8cc1Swenshuai.xi {
275*53ee8cc1Swenshuai.xi     volatile MS_U8 ucDummy = 70; // loop dummy
276*53ee8cc1Swenshuai.xi     MS_BOOL bflag = 0;
277*53ee8cc1Swenshuai.xi 
278*53ee8cc1Swenshuai.xi     i2cSetSDA(PIN_HIGH); // set SDA pin
279*53ee8cc1Swenshuai.xi 
280*53ee8cc1Swenshuai.xi     while (ucDummy-- > 0)
281*53ee8cc1Swenshuai.xi     {
282*53ee8cc1Swenshuai.xi         bflag = (i2cSDA_PIN_STATUS == PIN_HIGH) ? TRUE : FALSE;
283*53ee8cc1Swenshuai.xi     }
284*53ee8cc1Swenshuai.xi }
285*53ee8cc1Swenshuai.xi 
286*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////
287*53ee8cc1Swenshuai.xi // I2C start signal.
288*53ee8cc1Swenshuai.xi // <comment>
289*53ee8cc1Swenshuai.xi //  SCL ________
290*53ee8cc1Swenshuai.xi //              \_________
291*53ee8cc1Swenshuai.xi //  SDA _____
292*53ee8cc1Swenshuai.xi //           \____________
293*53ee8cc1Swenshuai.xi //
294*53ee8cc1Swenshuai.xi // Return value: None
295*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////
i2c_Start(void)296*53ee8cc1Swenshuai.xi MS_BOOL i2c_Start(void)
297*53ee8cc1Swenshuai.xi {
298*53ee8cc1Swenshuai.xi     MS_BOOL bStatus = TRUE; // success status
299*53ee8cc1Swenshuai.xi     MS_U32 u32OldIntr;
300*53ee8cc1Swenshuai.xi 
301*53ee8cc1Swenshuai.xi     //disable all interrupt
302*53ee8cc1Swenshuai.xi     u32OldIntr = MsOS_DisableAllInterrupts();
303*53ee8cc1Swenshuai.xi 
304*53ee8cc1Swenshuai.xi     i2cSetSDA_Chk(PIN_HIGH);
305*53ee8cc1Swenshuai.xi     i2c_Delay();
306*53ee8cc1Swenshuai.xi     i2cSetSCL_Chk(PIN_HIGH);
307*53ee8cc1Swenshuai.xi     i2c_Delay();
308*53ee8cc1Swenshuai.xi 
309*53ee8cc1Swenshuai.xi     // check pin error
310*53ee8cc1Swenshuai.xi     if ((i2cSCL_PIN_STATUS == PIN_LOW) || (i2cSDA_PIN_STATUS == PIN_LOW))
311*53ee8cc1Swenshuai.xi     {
312*53ee8cc1Swenshuai.xi         bStatus = FALSE;
313*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("i2c_Start()::SCL or SDA could not pull low, SCL = %d, SDA= %d\n", i2cSCL_PIN_STATUS, i2cSDA_PIN_STATUS));
314*53ee8cc1Swenshuai.xi     }
315*53ee8cc1Swenshuai.xi     else // success
316*53ee8cc1Swenshuai.xi     {
317*53ee8cc1Swenshuai.xi         i2cSetSDA(PIN_LOW);
318*53ee8cc1Swenshuai.xi         i2c_Delay();
319*53ee8cc1Swenshuai.xi         i2cSetSCL(PIN_LOW);
320*53ee8cc1Swenshuai.xi         i2c_Delay(); //AWU addded
321*53ee8cc1Swenshuai.xi     }
322*53ee8cc1Swenshuai.xi 
323*53ee8cc1Swenshuai.xi     //restore interrupt
324*53ee8cc1Swenshuai.xi     MsOS_RestoreAllInterrupts(u32OldIntr);
325*53ee8cc1Swenshuai.xi 
326*53ee8cc1Swenshuai.xi     return bStatus;
327*53ee8cc1Swenshuai.xi }
328*53ee8cc1Swenshuai.xi 
329*53ee8cc1Swenshuai.xi /////////////////////////////////////////
330*53ee8cc1Swenshuai.xi // I2C stop signal.
331*53ee8cc1Swenshuai.xi // <comment>
332*53ee8cc1Swenshuai.xi //              ____________
333*53ee8cc1Swenshuai.xi //  SCL _______/
334*53ee8cc1Swenshuai.xi //                 _________
335*53ee8cc1Swenshuai.xi //  SDA __________/
336*53ee8cc1Swenshuai.xi /////////////////////////////////////////
i2c_Stop(void)337*53ee8cc1Swenshuai.xi void i2c_Stop(void)
338*53ee8cc1Swenshuai.xi {
339*53ee8cc1Swenshuai.xi     MS_U32 u32OldIntr;
340*53ee8cc1Swenshuai.xi 
341*53ee8cc1Swenshuai.xi     //disable all interrupt
342*53ee8cc1Swenshuai.xi     u32OldIntr = MsOS_DisableAllInterrupts();
343*53ee8cc1Swenshuai.xi 
344*53ee8cc1Swenshuai.xi     i2cSetSCL(PIN_LOW);
345*53ee8cc1Swenshuai.xi     i2c_Delay();
346*53ee8cc1Swenshuai.xi     i2cSetSDA(PIN_LOW);
347*53ee8cc1Swenshuai.xi     i2c_Delay();
348*53ee8cc1Swenshuai.xi     i2cSetSCL_Chk(PIN_HIGH);
349*53ee8cc1Swenshuai.xi     i2c_Delay();
350*53ee8cc1Swenshuai.xi     i2cSetSDA_Chk(PIN_HIGH);
351*53ee8cc1Swenshuai.xi     i2c_Delay();
352*53ee8cc1Swenshuai.xi 
353*53ee8cc1Swenshuai.xi     //restore interrupt
354*53ee8cc1Swenshuai.xi     MsOS_RestoreAllInterrupts(u32OldIntr);
355*53ee8cc1Swenshuai.xi }
356*53ee8cc1Swenshuai.xi 
357*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////
358*53ee8cc1Swenshuai.xi // I2C receive byte from device.
359*53ee8cc1Swenshuai.xi //
360*53ee8cc1Swenshuai.xi // Return value: receive byte
361*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////
i2c_ReceiveByte(MS_U16 bAck)362*53ee8cc1Swenshuai.xi MS_U8 i2c_ReceiveByte(MS_U16 bAck)
363*53ee8cc1Swenshuai.xi {
364*53ee8cc1Swenshuai.xi     MS_U8 ucReceive = 0;
365*53ee8cc1Swenshuai.xi     MS_U8 ucMask = 0x80;
366*53ee8cc1Swenshuai.xi 
367*53ee8cc1Swenshuai.xi     MS_U32 u32OldIntr;
368*53ee8cc1Swenshuai.xi 
369*53ee8cc1Swenshuai.xi     //disable all interrupt
370*53ee8cc1Swenshuai.xi     u32OldIntr = MsOS_DisableAllInterrupts();
371*53ee8cc1Swenshuai.xi     //i2c_Delay();//AWU added
372*53ee8cc1Swenshuai.xi 
373*53ee8cc1Swenshuai.xi     while (ucMask)
374*53ee8cc1Swenshuai.xi     {
375*53ee8cc1Swenshuai.xi         //i2cSetSDA(PIN_HIGH);
376*53ee8cc1Swenshuai.xi         //i2cSetSDA_Chk(PIN_HIGH);    //AWU
377*53ee8cc1Swenshuai.xi         i2cSetSDA_Input();
378*53ee8cc1Swenshuai.xi         i2cSetSCL_Chk(PIN_HIGH);
379*53ee8cc1Swenshuai.xi         i2c_Delay();
380*53ee8cc1Swenshuai.xi         if ( i2cSDA_PIN_STATUS == PIN_HIGH )
381*53ee8cc1Swenshuai.xi             ucReceive |= ucMask;
382*53ee8cc1Swenshuai.xi         i2cSetSCL_Chk(PIN_LOW);
383*53ee8cc1Swenshuai.xi         //i2c_Delay();
384*53ee8cc1Swenshuai.xi         ucMask >>= 1; // next
385*53ee8cc1Swenshuai.xi     } // while
386*53ee8cc1Swenshuai.xi 
387*53ee8cc1Swenshuai.xi     if (bAck) // acknowledge
388*53ee8cc1Swenshuai.xi         i2cSetSDA_Chk(I2C_ACKNOWLEDGE);
389*53ee8cc1Swenshuai.xi     else // non-acknowledge
390*53ee8cc1Swenshuai.xi         i2cSetSDA_Chk(I2C_NON_ACKNOWLEDGE);
391*53ee8cc1Swenshuai.xi 
392*53ee8cc1Swenshuai.xi     i2c_Delay();
393*53ee8cc1Swenshuai.xi     i2cSetSCL_Chk(PIN_HIGH);
394*53ee8cc1Swenshuai.xi     i2c_Delay();
395*53ee8cc1Swenshuai.xi     i2cSetSCL(PIN_LOW);
396*53ee8cc1Swenshuai.xi     i2c_Delay();
397*53ee8cc1Swenshuai.xi 
398*53ee8cc1Swenshuai.xi     //restore interrupt
399*53ee8cc1Swenshuai.xi     MsOS_RestoreAllInterrupts(u32OldIntr);
400*53ee8cc1Swenshuai.xi 
401*53ee8cc1Swenshuai.xi     return ucReceive;
402*53ee8cc1Swenshuai.xi }
403*53ee8cc1Swenshuai.xi 
404*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////
405*53ee8cc1Swenshuai.xi // I2C send byte to device.
406*53ee8cc1Swenshuai.xi //
407*53ee8cc1Swenshuai.xi // Arguments: uc_val - send byte
408*53ee8cc1Swenshuai.xi // Return value: I2C acknowledge bit
409*53ee8cc1Swenshuai.xi //               I2C_ACKNOWLEDGE/I2C_NON_ACKNOWLEDGE
410*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////
i2c_SendByte(MS_U8 uc_val)411*53ee8cc1Swenshuai.xi MS_BOOL i2c_SendByte(MS_U8 uc_val)
412*53ee8cc1Swenshuai.xi {
413*53ee8cc1Swenshuai.xi     MS_U8 ucMask = 0x80;
414*53ee8cc1Swenshuai.xi     MS_U8 bAck; // acknowledge bit
415*53ee8cc1Swenshuai.xi 
416*53ee8cc1Swenshuai.xi     MS_U32 u32OldIntr;
417*53ee8cc1Swenshuai.xi 
418*53ee8cc1Swenshuai.xi     //disable all interrupt
419*53ee8cc1Swenshuai.xi     u32OldIntr = MsOS_DisableAllInterrupts();
420*53ee8cc1Swenshuai.xi 
421*53ee8cc1Swenshuai.xi     while (ucMask)
422*53ee8cc1Swenshuai.xi     {
423*53ee8cc1Swenshuai.xi         if (uc_val & ucMask)
424*53ee8cc1Swenshuai.xi             i2cSetSDA_Chk(PIN_HIGH);
425*53ee8cc1Swenshuai.xi         else
426*53ee8cc1Swenshuai.xi             i2cSetSDA_Chk(PIN_LOW);
427*53ee8cc1Swenshuai.xi         i2c_Delay();
428*53ee8cc1Swenshuai.xi         i2cSetSCL_Chk(PIN_HIGH); // clock
429*53ee8cc1Swenshuai.xi         i2c_Delay();
430*53ee8cc1Swenshuai.xi         i2cSetSCL_Chk(PIN_LOW);
431*53ee8cc1Swenshuai.xi         //i2c_Delay();
432*53ee8cc1Swenshuai.xi 
433*53ee8cc1Swenshuai.xi         ucMask >>= 1; // next
434*53ee8cc1Swenshuai.xi     } // while
435*53ee8cc1Swenshuai.xi 
436*53ee8cc1Swenshuai.xi     // recieve acknowledge
437*53ee8cc1Swenshuai.xi     i2cSetSDA(PIN_HIGH);
438*53ee8cc1Swenshuai.xi     i2c_Delay();
439*53ee8cc1Swenshuai.xi     i2cSetSCL_Chk(PIN_HIGH);
440*53ee8cc1Swenshuai.xi     i2c_Delay();
441*53ee8cc1Swenshuai.xi     bAck = i2cSDA_PIN_STATUS; // recieve acknowlege
442*53ee8cc1Swenshuai.xi     i2cSetSCL(PIN_LOW);
443*53ee8cc1Swenshuai.xi     i2c_Delay();
444*53ee8cc1Swenshuai.xi 
445*53ee8cc1Swenshuai.xi     //restore interrupt
446*53ee8cc1Swenshuai.xi     MsOS_RestoreAllInterrupts(u32OldIntr);
447*53ee8cc1Swenshuai.xi 
448*53ee8cc1Swenshuai.xi     return (bAck);
449*53ee8cc1Swenshuai.xi }
450*53ee8cc1Swenshuai.xi 
451*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////
452*53ee8cc1Swenshuai.xi // I2C access start.
453*53ee8cc1Swenshuai.xi //
454*53ee8cc1Swenshuai.xi // Arguments: ucSlaveAdr - slave address
455*53ee8cc1Swenshuai.xi //            trans_t - I2C_TRANS_WRITE/I2C_TRANS_READ
456*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////
i2c_AccessStart(MS_U8 ucSlaveAdr,I2cIoTransType trans_t)457*53ee8cc1Swenshuai.xi MS_BOOL i2c_AccessStart(MS_U8 ucSlaveAdr, I2cIoTransType trans_t)
458*53ee8cc1Swenshuai.xi {
459*53ee8cc1Swenshuai.xi     MS_U8 ucDummy; // loop dummy
460*53ee8cc1Swenshuai.xi 
461*53ee8cc1Swenshuai.xi     if (trans_t == I2C_TRANS_READ) // check i2c read or write
462*53ee8cc1Swenshuai.xi         ucSlaveAdr = I2C_DEVICE_ADR_READ(ucSlaveAdr); // read
463*53ee8cc1Swenshuai.xi     else
464*53ee8cc1Swenshuai.xi         ucSlaveAdr = I2C_DEVICE_ADR_WRITE(ucSlaveAdr); // write
465*53ee8cc1Swenshuai.xi 
466*53ee8cc1Swenshuai.xi     ucDummy = I2C_ACCESS_DUMMY_TIME;
467*53ee8cc1Swenshuai.xi     while (ucDummy--)
468*53ee8cc1Swenshuai.xi     {
469*53ee8cc1Swenshuai.xi         if (i2c_Start() == FALSE)
470*53ee8cc1Swenshuai.xi             continue;
471*53ee8cc1Swenshuai.xi 
472*53ee8cc1Swenshuai.xi         if (i2c_SendByte(ucSlaveAdr) == I2C_ACKNOWLEDGE) // check acknowledge
473*53ee8cc1Swenshuai.xi             return TRUE;
474*53ee8cc1Swenshuai.xi         else
475*53ee8cc1Swenshuai.xi         {
476*53ee8cc1Swenshuai.xi             DBG_HDMIUTIL(printf("i2c_AccessStart()::No ACK\n"));
477*53ee8cc1Swenshuai.xi         }
478*53ee8cc1Swenshuai.xi 
479*53ee8cc1Swenshuai.xi         i2c_Stop();
480*53ee8cc1Swenshuai.xi 
481*53ee8cc1Swenshuai.xi         //MsOS_DelayTask(1);//delay 1ms
482*53ee8cc1Swenshuai.xi         MsOS_DelayTaskUs(100); // delay 100us
483*53ee8cc1Swenshuai.xi     } // while
484*53ee8cc1Swenshuai.xi 
485*53ee8cc1Swenshuai.xi     return FALSE;
486*53ee8cc1Swenshuai.xi }
487*53ee8cc1Swenshuai.xi 
488*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
489*53ee8cc1Swenshuai.xi // I2C read bytes from device.
490*53ee8cc1Swenshuai.xi //
491*53ee8cc1Swenshuai.xi // Arguments: ucSlaveAdr - slave address
492*53ee8cc1Swenshuai.xi //            ucSubAdr - sub address
493*53ee8cc1Swenshuai.xi //            pBuf - pointer of buffer
494*53ee8cc1Swenshuai.xi //            ucBufLen - length of buffer
495*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
i2cBurstReadBytes(MS_U8 ucSlaveAdr,MS_U8 ucSubAdr,MS_U8 * pBuf,MS_U16 ucBufLen)496*53ee8cc1Swenshuai.xi MS_BOOL i2cBurstReadBytes(MS_U8 ucSlaveAdr, MS_U8 ucSubAdr, MS_U8 *pBuf, MS_U16 ucBufLen)
497*53ee8cc1Swenshuai.xi {
498*53ee8cc1Swenshuai.xi     MS_U8 ucDummy; // loop dummy
499*53ee8cc1Swenshuai.xi     MS_BOOL result = FALSE;
500*53ee8cc1Swenshuai.xi 
501*53ee8cc1Swenshuai.xi     ucDummy = I2C_ACCESS_DUMMY_TIME;
502*53ee8cc1Swenshuai.xi     while (ucDummy--)
503*53ee8cc1Swenshuai.xi     {
504*53ee8cc1Swenshuai.xi         if (i2c_AccessStart(ucSlaveAdr, I2C_TRANS_WRITE) == FALSE)
505*53ee8cc1Swenshuai.xi             continue;
506*53ee8cc1Swenshuai.xi 
507*53ee8cc1Swenshuai.xi         if (i2c_SendByte(ucSubAdr) == I2C_NON_ACKNOWLEDGE) // check non-acknowledge
508*53ee8cc1Swenshuai.xi         {
509*53ee8cc1Swenshuai.xi             DBG_HDMIUTIL(printf("i2cBurstReadBytes()::No ACK\n"));
510*53ee8cc1Swenshuai.xi             continue;
511*53ee8cc1Swenshuai.xi         }
512*53ee8cc1Swenshuai.xi 
513*53ee8cc1Swenshuai.xi         //i2c_Stop();//AWU added
514*53ee8cc1Swenshuai.xi 
515*53ee8cc1Swenshuai.xi         if (i2c_AccessStart(ucSlaveAdr, I2C_TRANS_READ) == FALSE)
516*53ee8cc1Swenshuai.xi             continue;
517*53ee8cc1Swenshuai.xi 
518*53ee8cc1Swenshuai.xi         while (ucBufLen--) // loop to burst read
519*53ee8cc1Swenshuai.xi         {
520*53ee8cc1Swenshuai.xi             *pBuf = i2c_ReceiveByte(ucBufLen); // receive byte
521*53ee8cc1Swenshuai.xi 
522*53ee8cc1Swenshuai.xi             //if(*pBuf) DBG_HDMITX(printf("i2cBurstReadBytes()::BINGO\n"));
523*53ee8cc1Swenshuai.xi 
524*53ee8cc1Swenshuai.xi             pBuf++; // next byte pointer
525*53ee8cc1Swenshuai.xi         } // while
526*53ee8cc1Swenshuai.xi         result = TRUE;
527*53ee8cc1Swenshuai.xi         break;
528*53ee8cc1Swenshuai.xi     } // while
529*53ee8cc1Swenshuai.xi 
530*53ee8cc1Swenshuai.xi     i2c_Stop();
531*53ee8cc1Swenshuai.xi 
532*53ee8cc1Swenshuai.xi     return result;
533*53ee8cc1Swenshuai.xi }
534*53ee8cc1Swenshuai.xi 
535*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
536*53ee8cc1Swenshuai.xi // I2C write bytes to device.
537*53ee8cc1Swenshuai.xi //
538*53ee8cc1Swenshuai.xi // Arguments: ucSlaveAdr - slave address
539*53ee8cc1Swenshuai.xi //            ucSubAdr - sub address
540*53ee8cc1Swenshuai.xi //            pBuf - pointer of buffer
541*53ee8cc1Swenshuai.xi //            ucBufLen - length of buffer
542*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
i2cBurstWriteBytes(MS_U8 ucSlaveAdr,MS_U8 ucSubAdr,MS_U8 * pBuf,MS_U16 ucBufLen)543*53ee8cc1Swenshuai.xi MS_BOOL i2cBurstWriteBytes(MS_U8 ucSlaveAdr, MS_U8 ucSubAdr, MS_U8 *pBuf, MS_U16 ucBufLen)
544*53ee8cc1Swenshuai.xi {
545*53ee8cc1Swenshuai.xi     MS_U8 ucDummy; // loop dummy
546*53ee8cc1Swenshuai.xi     MS_BOOL result = FALSE;
547*53ee8cc1Swenshuai.xi 
548*53ee8cc1Swenshuai.xi     ucDummy = I2C_ACCESS_DUMMY_TIME;
549*53ee8cc1Swenshuai.xi     while (ucDummy--)
550*53ee8cc1Swenshuai.xi     {
551*53ee8cc1Swenshuai.xi         if (i2c_AccessStart(ucSlaveAdr, I2C_TRANS_WRITE) == FALSE)
552*53ee8cc1Swenshuai.xi             continue;
553*53ee8cc1Swenshuai.xi 
554*53ee8cc1Swenshuai.xi         if (i2c_SendByte(ucSubAdr) == I2C_NON_ACKNOWLEDGE) // check non-acknowledge
555*53ee8cc1Swenshuai.xi         {
556*53ee8cc1Swenshuai.xi             DBG_HDMIUTIL(printf("i2cBurstReadBytes()::No ACK\n"));
557*53ee8cc1Swenshuai.xi             continue;
558*53ee8cc1Swenshuai.xi         }
559*53ee8cc1Swenshuai.xi 
560*53ee8cc1Swenshuai.xi         while (ucBufLen--) // loop of writting data
561*53ee8cc1Swenshuai.xi         {
562*53ee8cc1Swenshuai.xi             result = i2c_SendByte(*pBuf); // send byte, fix coverity impact.
563*53ee8cc1Swenshuai.xi 
564*53ee8cc1Swenshuai.xi             pBuf++; // next byte pointer
565*53ee8cc1Swenshuai.xi         } // while
566*53ee8cc1Swenshuai.xi         result = TRUE;
567*53ee8cc1Swenshuai.xi         break;
568*53ee8cc1Swenshuai.xi     } // while
569*53ee8cc1Swenshuai.xi 
570*53ee8cc1Swenshuai.xi     i2c_Stop();
571*53ee8cc1Swenshuai.xi 
572*53ee8cc1Swenshuai.xi     return result;
573*53ee8cc1Swenshuai.xi }
574*53ee8cc1Swenshuai.xi 
575*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
576*53ee8cc1Swenshuai.xi // I2C read a byte from device.
577*53ee8cc1Swenshuai.xi //
578*53ee8cc1Swenshuai.xi // Arguments: ucSlaveAdr - slave address
579*53ee8cc1Swenshuai.xi //            ucSubAdr - sub address
580*53ee8cc1Swenshuai.xi //            pBuf - return buffer point
581*53ee8cc1Swenshuai.xi // Return value: read byte
582*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
i2cReadByte(MS_U8 ucSlaveAdr,MS_U8 ucSubAdr,MS_U8 * pBuf)583*53ee8cc1Swenshuai.xi MS_BOOL i2cReadByte(MS_U8 ucSlaveAdr, MS_U8 ucSubAdr, MS_U8 *pBuf)
584*53ee8cc1Swenshuai.xi {
585*53ee8cc1Swenshuai.xi     return (i2cBurstReadBytes(ucSlaveAdr, ucSubAdr, pBuf, 1));
586*53ee8cc1Swenshuai.xi }
587*53ee8cc1Swenshuai.xi 
588*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
589*53ee8cc1Swenshuai.xi // I2C write a byte from device.
590*53ee8cc1Swenshuai.xi //
591*53ee8cc1Swenshuai.xi // Arguments: ucSlaveAdr - slave address
592*53ee8cc1Swenshuai.xi //            ucSubAdr - sub address
593*53ee8cc1Swenshuai.xi //            uc_val - write byte
594*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////
i2cWriteByte(MS_U8 ucSlaveAdr,MS_U8 ucSubAdr,MS_U8 uc_val)595*53ee8cc1Swenshuai.xi MS_BOOL i2cWriteByte(MS_U8 ucSlaveAdr, MS_U8 ucSubAdr, MS_U8 uc_val)
596*53ee8cc1Swenshuai.xi {
597*53ee8cc1Swenshuai.xi     return (i2cBurstWriteBytes(ucSlaveAdr, ucSubAdr, &uc_val, 1));
598*53ee8cc1Swenshuai.xi }
599*53ee8cc1Swenshuai.xi 
600*53ee8cc1Swenshuai.xi 
601*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
602*53ee8cc1Swenshuai.xi /// @brief Set HDMITx register base address
603*53ee8cc1Swenshuai.xi /// @param[in] u32Base
604*53ee8cc1Swenshuai.xi /// @return None
605*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
606*53ee8cc1Swenshuai.xi #if (defined(MSOS_TYPE_LINUX_KERNEL))
MHal_HDMITx_SetIOMapBase(MS_VIRT u32Base,MS_VIRT u32PMBase,MS_VIRT u32CoproBase)607*53ee8cc1Swenshuai.xi void MHal_HDMITx_SetIOMapBase(MS_VIRT u32Base, MS_VIRT u32PMBase, MS_VIRT u32CoproBase)
608*53ee8cc1Swenshuai.xi {
609*53ee8cc1Swenshuai.xi     _gHDMITx_MapBase = u32Base;
610*53ee8cc1Swenshuai.xi     _gPM_MapBase = u32PMBase;
611*53ee8cc1Swenshuai.xi     _gCoproBase = u32CoproBase;
612*53ee8cc1Swenshuai.xi }
613*53ee8cc1Swenshuai.xi #else
MHal_HDMITx_SetIOMapBase(MS_VIRT u32Base,MS_VIRT u32PMBase)614*53ee8cc1Swenshuai.xi void MHal_HDMITx_SetIOMapBase(MS_VIRT u32Base, MS_VIRT u32PMBase)
615*53ee8cc1Swenshuai.xi {
616*53ee8cc1Swenshuai.xi     _gHDMITx_MapBase = u32Base;
617*53ee8cc1Swenshuai.xi     _gPM_MapBase = u32PMBase;
618*53ee8cc1Swenshuai.xi     //DBG_HDMIUTIL(printf("HDMITx IOMap base:%4x Reg offset:%4x\n", u32Base, HDMITX_REG_BASE));
619*53ee8cc1Swenshuai.xi }
620*53ee8cc1Swenshuai.xi #endif
621*53ee8cc1Swenshuai.xi 
MHal_HDMITx_Rx74WriteByte(MS_U8 addr,MS_U8 value)622*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_Rx74WriteByte(MS_U8 addr, MS_U8 value)
623*53ee8cc1Swenshuai.xi {
624*53ee8cc1Swenshuai.xi     return (i2cWriteByte(HDMITX_RX74_SLAVE_ADDR, addr, value));
625*53ee8cc1Swenshuai.xi }
626*53ee8cc1Swenshuai.xi 
MHal_HDMITx_Rx74ReadByte(MS_U8 addr,MS_U8 * pBuf)627*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_Rx74ReadByte(MS_U8  addr, MS_U8 *pBuf)
628*53ee8cc1Swenshuai.xi {
629*53ee8cc1Swenshuai.xi     return (i2cReadByte(HDMITX_RX74_SLAVE_ADDR, addr, pBuf));
630*53ee8cc1Swenshuai.xi }
631*53ee8cc1Swenshuai.xi 
MHal_HDMITx_Rx74WriteBytes(MS_U8 addr,MS_U16 len,MS_U8 * buf)632*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_Rx74WriteBytes(MS_U8  addr, MS_U16 len, MS_U8  *buf)
633*53ee8cc1Swenshuai.xi {
634*53ee8cc1Swenshuai.xi     return (i2cBurstWriteBytes(HDMITX_RX74_SLAVE_ADDR, addr, buf, len));
635*53ee8cc1Swenshuai.xi }
636*53ee8cc1Swenshuai.xi 
MHal_HDMITx_Rx74ReadBytes(MS_U8 addr,MS_U16 len,MS_U8 * buf)637*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_Rx74ReadBytes(MS_U8  addr, MS_U16  len, MS_U8  *buf)
638*53ee8cc1Swenshuai.xi {
639*53ee8cc1Swenshuai.xi     return (i2cBurstReadBytes(HDMITX_RX74_SLAVE_ADDR, addr, buf, len));
640*53ee8cc1Swenshuai.xi }
641*53ee8cc1Swenshuai.xi 
642*53ee8cc1Swenshuai.xi // This routine read edid
_MHal_HDMITx_EdidReadBytes(MS_U8 addr,MS_U8 len,MS_U8 * buf)643*53ee8cc1Swenshuai.xi MS_BOOL _MHal_HDMITx_EdidReadBytes(MS_U8  addr, MS_U8  len, MS_U8  *buf)
644*53ee8cc1Swenshuai.xi {
645*53ee8cc1Swenshuai.xi     return (i2cBurstReadBytes(HDMITX_EDIDROM_SLAVE_ADDR, addr, buf, len));
646*53ee8cc1Swenshuai.xi }
647*53ee8cc1Swenshuai.xi 
648*53ee8cc1Swenshuai.xi //      TxEdidSetSegment
_MHal_HDMITx_EdidSetSegment(MS_U8 value)649*53ee8cc1Swenshuai.xi MS_BOOL _MHal_HDMITx_EdidSetSegment(MS_U8  value)
650*53ee8cc1Swenshuai.xi {
651*53ee8cc1Swenshuai.xi     if(i2c_AccessStart(0x60, I2C_TRANS_WRITE) == FALSE)
652*53ee8cc1Swenshuai.xi         return FALSE;
653*53ee8cc1Swenshuai.xi     if(i2c_SendByte(value) == I2C_NON_ACKNOWLEDGE) // send byte
654*53ee8cc1Swenshuai.xi         return FALSE;
655*53ee8cc1Swenshuai.xi     return TRUE;
656*53ee8cc1Swenshuai.xi }
657*53ee8cc1Swenshuai.xi 
658*53ee8cc1Swenshuai.xi //  This routine read the block in EDID
MHal_HDMITx_EdidReadBlock(MS_U8 num,MS_U8 * buf)659*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_EdidReadBlock(MS_U8  num, MS_U8 *buf)
660*53ee8cc1Swenshuai.xi {
661*53ee8cc1Swenshuai.xi #if 1
662*53ee8cc1Swenshuai.xi     MS_U8 start_addr;
663*53ee8cc1Swenshuai.xi 
664*53ee8cc1Swenshuai.xi     start_addr = (num & 0x01) ? 0x80 : 0x00;
665*53ee8cc1Swenshuai.xi 
666*53ee8cc1Swenshuai.xi     if (num > 1)
667*53ee8cc1Swenshuai.xi     {
668*53ee8cc1Swenshuai.xi         if(_MHal_HDMITx_EdidSetSegment(num / 2) == FALSE)
669*53ee8cc1Swenshuai.xi             return FALSE;
670*53ee8cc1Swenshuai.xi     }
671*53ee8cc1Swenshuai.xi     if(_MHal_HDMITx_EdidReadBytes(start_addr, 128, buf) == FALSE)
672*53ee8cc1Swenshuai.xi         return FALSE;
673*53ee8cc1Swenshuai.xi     return TRUE;
674*53ee8cc1Swenshuai.xi #else
675*53ee8cc1Swenshuai.xi     MS_U8 i;
676*53ee8cc1Swenshuai.xi 
677*53ee8cc1Swenshuai.xi     for(i=0;i<10;i++)
678*53ee8cc1Swenshuai.xi     {
679*53ee8cc1Swenshuai.xi         i2cSetSDA_Chk(PIN_HIGH);
680*53ee8cc1Swenshuai.xi         i2cSetSCL_Chk(PIN_HIGH);
681*53ee8cc1Swenshuai.xi         i2c_Delay();
682*53ee8cc1Swenshuai.xi         i2cSetSDA_Chk(PIN_LOW);
683*53ee8cc1Swenshuai.xi         i2cSetSCL_Chk(PIN_LOW);
684*53ee8cc1Swenshuai.xi         i2c_Delay();
685*53ee8cc1Swenshuai.xi     }
686*53ee8cc1Swenshuai.xi     i2cSetSDA_Chk(PIN_HIGH);
687*53ee8cc1Swenshuai.xi     i2cSetSCL_Chk(PIN_HIGH);
688*53ee8cc1Swenshuai.xi     return TRUE;
689*53ee8cc1Swenshuai.xi #endif
690*53ee8cc1Swenshuai.xi }
691*53ee8cc1Swenshuai.xi 
692*53ee8cc1Swenshuai.xi #if 0
693*53ee8cc1Swenshuai.xi void TestI2C(void)
694*53ee8cc1Swenshuai.xi {
695*53ee8cc1Swenshuai.xi     MS_U8 data[16], i;
696*53ee8cc1Swenshuai.xi //   0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00,
697*53ee8cc1Swenshuai.xi 
698*53ee8cc1Swenshuai.xi     while(1)
699*53ee8cc1Swenshuai.xi     {
700*53ee8cc1Swenshuai.xi         for(i=0;i<12;i++)
701*53ee8cc1Swenshuai.xi         {
702*53ee8cc1Swenshuai.xi             i2c_Start();
703*53ee8cc1Swenshuai.xi             i2c_SendByte(HDMITX_EDIDROM_SLAVE_ADDR);    //write
704*53ee8cc1Swenshuai.xi             i2c_SendByte(i);
705*53ee8cc1Swenshuai.xi             i2c_Stop();
706*53ee8cc1Swenshuai.xi 
707*53ee8cc1Swenshuai.xi             i2c_Start();
708*53ee8cc1Swenshuai.xi             i2c_SendByte(HDMITX_EDIDROM_SLAVE_ADDR+1);  //read
709*53ee8cc1Swenshuai.xi             data[i] = i2c_ReceiveByte(0);
710*53ee8cc1Swenshuai.xi             i2c_Stop();
711*53ee8cc1Swenshuai.xi         }
712*53ee8cc1Swenshuai.xi 
713*53ee8cc1Swenshuai.xi         MsOS_DelayTask(5);
714*53ee8cc1Swenshuai.xi 
715*53ee8cc1Swenshuai.xi 
716*53ee8cc1Swenshuai.xi         DBG_HDMITX(printf("TestI2C()-->  "));
717*53ee8cc1Swenshuai.xi 
718*53ee8cc1Swenshuai.xi         for(i=0;i<12;i++)
719*53ee8cc1Swenshuai.xi             DBG_HDMITX(printf("  %x", data[i]));
720*53ee8cc1Swenshuai.xi 
721*53ee8cc1Swenshuai.xi         DBG_HDMITX(printf("\n"));
722*53ee8cc1Swenshuai.xi     }
723*53ee8cc1Swenshuai.xi 
724*53ee8cc1Swenshuai.xi }
725*53ee8cc1Swenshuai.xi #endif
726*53ee8cc1Swenshuai.xi 
727*53ee8cc1Swenshuai.xi 
728*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
729*53ee8cc1Swenshuai.xi /// @brief This routine reads HDMI Register
730*53ee8cc1Swenshuai.xi /// @param[in] bank register bank
731*53ee8cc1Swenshuai.xi /// @param[in] address register address
732*53ee8cc1Swenshuai.xi /// @return register value
733*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITx_Read(MS_U32 bank,MS_U16 address)734*53ee8cc1Swenshuai.xi MS_U16 MHal_HDMITx_Read(MS_U32 bank, MS_U16 address)
735*53ee8cc1Swenshuai.xi {
736*53ee8cc1Swenshuai.xi     return(REG(bank, address));
737*53ee8cc1Swenshuai.xi }
738*53ee8cc1Swenshuai.xi 
739*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
740*53ee8cc1Swenshuai.xi /// @brief This routine writes HDMI Register
741*53ee8cc1Swenshuai.xi /// @param[in] bank register bank
742*53ee8cc1Swenshuai.xi /// @param[in] address register address
743*53ee8cc1Swenshuai.xi /// @param[in] reg_data register data
744*53ee8cc1Swenshuai.xi /// @return None
745*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITx_Write(MS_U32 bank,MS_U16 address,MS_U16 reg_data)746*53ee8cc1Swenshuai.xi void MHal_HDMITx_Write(MS_U32 bank, MS_U16 address, MS_U16 reg_data)
747*53ee8cc1Swenshuai.xi {
748*53ee8cc1Swenshuai.xi     if(g_bDisableRegWrite == TRUE)
749*53ee8cc1Swenshuai.xi     {
750*53ee8cc1Swenshuai.xi         return;
751*53ee8cc1Swenshuai.xi     }
752*53ee8cc1Swenshuai.xi     REG(bank, address) = reg_data;
753*53ee8cc1Swenshuai.xi }
754*53ee8cc1Swenshuai.xi 
755*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
756*53ee8cc1Swenshuai.xi /// @brief This routine writes HDMI Register with mask
757*53ee8cc1Swenshuai.xi /// @param[in] bank register bank
758*53ee8cc1Swenshuai.xi /// @param[in] address register address
759*53ee8cc1Swenshuai.xi /// @param[in] reg_mask mask value
760*53ee8cc1Swenshuai.xi /// @param[in] reg_data register data
761*53ee8cc1Swenshuai.xi /// @return None
762*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITx_Mask_Write(MS_U32 bank,MS_U16 address,MS_U16 reg_mask,MS_U16 reg_data)763*53ee8cc1Swenshuai.xi void MHal_HDMITx_Mask_Write(MS_U32 bank, MS_U16 address, MS_U16 reg_mask, MS_U16 reg_data)
764*53ee8cc1Swenshuai.xi {
765*53ee8cc1Swenshuai.xi     MS_U16 reg_value;
766*53ee8cc1Swenshuai.xi 
767*53ee8cc1Swenshuai.xi     if(g_bDisableRegWrite == TRUE)
768*53ee8cc1Swenshuai.xi     {
769*53ee8cc1Swenshuai.xi         return;
770*53ee8cc1Swenshuai.xi     }
771*53ee8cc1Swenshuai.xi     reg_value = (REG(bank, address) & (~reg_mask)) | (reg_data & reg_mask);
772*53ee8cc1Swenshuai.xi     REG(bank, address) = reg_value;
773*53ee8cc1Swenshuai.xi }
774*53ee8cc1Swenshuai.xi 
775*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
776*53ee8cc1Swenshuai.xi // @brief This routine writes bulk HDMI Register
777*53ee8cc1Swenshuai.xi // @param[in] pTable the table of register bank, address, mask and value
778*53ee8cc1Swenshuai.xi // @param[in] num register number
779*53ee8cc1Swenshuai.xi // @return None
780*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITx_RegsTbl_Write(MSTHDMITX_REG_TYPE * pTable,MS_U8 num)781*53ee8cc1Swenshuai.xi void MHal_HDMITx_RegsTbl_Write(MSTHDMITX_REG_TYPE *pTable, MS_U8 num)
782*53ee8cc1Swenshuai.xi {
783*53ee8cc1Swenshuai.xi     MS_U8 i;
784*53ee8cc1Swenshuai.xi 
785*53ee8cc1Swenshuai.xi     for (i = 0; i < num; i++)
786*53ee8cc1Swenshuai.xi     {
787*53ee8cc1Swenshuai.xi         if (pTable->mask != 0xFFFF)
788*53ee8cc1Swenshuai.xi         {
789*53ee8cc1Swenshuai.xi             MHal_HDMITx_Mask_Write(pTable->bank, pTable->address, pTable->mask, pTable->value);
790*53ee8cc1Swenshuai.xi         }
791*53ee8cc1Swenshuai.xi         else
792*53ee8cc1Swenshuai.xi            MHal_HDMITx_Write(pTable->bank, pTable->address, pTable->value);
793*53ee8cc1Swenshuai.xi 
794*53ee8cc1Swenshuai.xi         pTable++;
795*53ee8cc1Swenshuai.xi     }
796*53ee8cc1Swenshuai.xi }
797*53ee8cc1Swenshuai.xi 
798*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
799*53ee8cc1Swenshuai.xi /// @brief This routine reads PM Register
800*53ee8cc1Swenshuai.xi /// @param[in] bank register bank
801*53ee8cc1Swenshuai.xi /// @param[in] address register address
802*53ee8cc1Swenshuai.xi /// @return register value
803*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITxPM_Read(MS_U32 bank,MS_U16 address)804*53ee8cc1Swenshuai.xi MS_U16 MHal_HDMITxPM_Read(MS_U32 bank, MS_U16 address)
805*53ee8cc1Swenshuai.xi {
806*53ee8cc1Swenshuai.xi     return(PMREG(bank, address));
807*53ee8cc1Swenshuai.xi }
808*53ee8cc1Swenshuai.xi 
809*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
810*53ee8cc1Swenshuai.xi /// @brief This routine writes PM Register
811*53ee8cc1Swenshuai.xi /// @param[in] bank register bank
812*53ee8cc1Swenshuai.xi /// @param[in] address register address
813*53ee8cc1Swenshuai.xi /// @param[in] reg_data register data
814*53ee8cc1Swenshuai.xi /// @return None
815*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITxPM_Write(MS_U32 bank,MS_U16 address,MS_U16 reg_data)816*53ee8cc1Swenshuai.xi void MHal_HDMITxPM_Write(MS_U32 bank, MS_U16 address, MS_U16 reg_data)
817*53ee8cc1Swenshuai.xi {
818*53ee8cc1Swenshuai.xi     if(g_bDisableRegWrite == TRUE)
819*53ee8cc1Swenshuai.xi     {
820*53ee8cc1Swenshuai.xi         return;
821*53ee8cc1Swenshuai.xi     }
822*53ee8cc1Swenshuai.xi     PMREG(bank, address) = reg_data;
823*53ee8cc1Swenshuai.xi }
824*53ee8cc1Swenshuai.xi 
825*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
826*53ee8cc1Swenshuai.xi /// @brief This routine writes PM Register with mask
827*53ee8cc1Swenshuai.xi /// @param[in] bank register bank
828*53ee8cc1Swenshuai.xi /// @param[in] address register address
829*53ee8cc1Swenshuai.xi /// @param[in] reg_mask mask value
830*53ee8cc1Swenshuai.xi /// @param[in] reg_data register data
831*53ee8cc1Swenshuai.xi /// @return None
832*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
MHal_HDMITxPM_Mask_Write(MS_U32 bank,MS_U16 address,MS_U16 reg_mask,MS_U16 reg_data)833*53ee8cc1Swenshuai.xi void MHal_HDMITxPM_Mask_Write(MS_U32 bank, MS_U16 address, MS_U16 reg_mask, MS_U16 reg_data)
834*53ee8cc1Swenshuai.xi {
835*53ee8cc1Swenshuai.xi     MS_U16 reg_value;
836*53ee8cc1Swenshuai.xi 
837*53ee8cc1Swenshuai.xi     if(g_bDisableRegWrite == TRUE)
838*53ee8cc1Swenshuai.xi     {
839*53ee8cc1Swenshuai.xi         return;
840*53ee8cc1Swenshuai.xi     }
841*53ee8cc1Swenshuai.xi     reg_value = (PMREG(bank, address) & (~reg_mask)) | (reg_data & reg_mask);
842*53ee8cc1Swenshuai.xi     PMREG(bank, address) = reg_value;
843*53ee8cc1Swenshuai.xi }
844*53ee8cc1Swenshuai.xi 
845*53ee8cc1Swenshuai.xi 
846*53ee8cc1Swenshuai.xi // Read HDCP key from external EEPROM if not used internal HDCP key
MHal_HDMITx_HDCPKeyReadByte(MS_U32 u32Addr,MS_U8 * pu8Buf,MS_U32 u32Size)847*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_HDCPKeyReadByte(MS_U32 u32Addr, MS_U8 *pu8Buf, MS_U32 u32Size)
848*53ee8cc1Swenshuai.xi {
849*53ee8cc1Swenshuai.xi     return (MDrv_EEPROM_Read(u32Addr, pu8Buf, u32Size));
850*53ee8cc1Swenshuai.xi }
851*53ee8cc1Swenshuai.xi 
MHal_HDMITx_UtilDebugEnable(MS_BOOL benable)852*53ee8cc1Swenshuai.xi void MHal_HDMITx_UtilDebugEnable(MS_BOOL benable)
853*53ee8cc1Swenshuai.xi {
854*53ee8cc1Swenshuai.xi     bDebugUtilFlag = benable;
855*53ee8cc1Swenshuai.xi }
856*53ee8cc1Swenshuai.xi 
MHal_HDMITx_GetDDCDelayCount(void)857*53ee8cc1Swenshuai.xi MS_U32 MHal_HDMITx_GetDDCDelayCount(void)
858*53ee8cc1Swenshuai.xi {
859*53ee8cc1Swenshuai.xi     return u32DDCDelayCount;
860*53ee8cc1Swenshuai.xi }
861*53ee8cc1Swenshuai.xi 
MHal_HDMITx_SetDDCDelayCount(MS_U32 u32Delay)862*53ee8cc1Swenshuai.xi void MHal_HDMITx_SetDDCDelayCount(MS_U32 u32Delay)
863*53ee8cc1Swenshuai.xi {
864*53ee8cc1Swenshuai.xi     u32DDCDelayCount = u32Delay;
865*53ee8cc1Swenshuai.xi }
866*53ee8cc1Swenshuai.xi 
MHal_HDMITx_AdjustDDCFreq(MS_U32 u32Speed_K)867*53ee8cc1Swenshuai.xi MS_BOOL MHal_HDMITx_AdjustDDCFreq(MS_U32 u32Speed_K)
868*53ee8cc1Swenshuai.xi {
869*53ee8cc1Swenshuai.xi     #define DELAY_CNT(SpeedKHz)  ((u32FactorDelay/(SpeedKHz))-((u32Parameter1+u32AdjParam)-((SpeedKHz)/u32AdjParam))+((1<<((u32Parameter2-SpeedKHz)/40))))
870*53ee8cc1Swenshuai.xi 
871*53ee8cc1Swenshuai.xi     MS_U32 u32FactorDelay = 50400UL;
872*53ee8cc1Swenshuai.xi     MS_U32 u32FactorAdjust = 11040UL;
873*53ee8cc1Swenshuai.xi     MS_U32 u32ParamBase1 = 130UL;
874*53ee8cc1Swenshuai.xi     MS_U32 u32Parameter1 = 130UL;
875*53ee8cc1Swenshuai.xi     MS_U32 u32Parameter2 = 440UL;
876*53ee8cc1Swenshuai.xi     MS_U32 u32AdjParam = 0;
877*53ee8cc1Swenshuai.xi     MS_U32 u32CpuSpeedMHz = 0;
878*53ee8cc1Swenshuai.xi 
879*53ee8cc1Swenshuai.xi     #if (defined(MSOS_TYPE_LINUX_KERNEL))
880*53ee8cc1Swenshuai.xi     {
881*53ee8cc1Swenshuai.xi         u32CpuSpeedMHz = (MS_U32) ((MS_U32) ((volatile MS_U16*)(_gCoproBase))[0x1EE2]);
882*53ee8cc1Swenshuai.xi         u32CpuSpeedMHz = (u32CpuSpeedMHz*12*4)/1000;
883*53ee8cc1Swenshuai.xi     }
884*53ee8cc1Swenshuai.xi     #else
885*53ee8cc1Swenshuai.xi     //(1) assign primary parameters
886*53ee8cc1Swenshuai.xi     if(MDrv_COPRO_GetBase()==FALSE)
887*53ee8cc1Swenshuai.xi     {
888*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("[%s][%d] MDrv_COPRO_Init Fail! \n", __FUNCTION__, __LINE__));
889*53ee8cc1Swenshuai.xi         return FALSE;
890*53ee8cc1Swenshuai.xi     }
891*53ee8cc1Swenshuai.xi     u32CpuSpeedMHz = (MS_U32)(MDrv_CPU_QueryClock()/1000000UL);
892*53ee8cc1Swenshuai.xi     #endif
893*53ee8cc1Swenshuai.xi     u32FactorDelay = u32CpuSpeedMHz * 100;
894*53ee8cc1Swenshuai.xi     u32FactorAdjust = (u32CpuSpeedMHz>=312)? 10000UL :13000UL;
895*53ee8cc1Swenshuai.xi 
896*53ee8cc1Swenshuai.xi     if (u32CpuSpeedMHz > 0)
897*53ee8cc1Swenshuai.xi     {
898*53ee8cc1Swenshuai.xi         u32AdjParam = u32FactorAdjust/u32CpuSpeedMHz;
899*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("[%s][%d] u32AdjParam = 0x%X, u32CpuSpeedMHz = 0x%X \n", __FUNCTION__, __LINE__, u32AdjParam, u32CpuSpeedMHz));
900*53ee8cc1Swenshuai.xi     }
901*53ee8cc1Swenshuai.xi     else
902*53ee8cc1Swenshuai.xi     {
903*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("%s, Error parameter u32CpuSpeedMHz = 0x%X",__FUNCTION__, u32CpuSpeedMHz));
904*53ee8cc1Swenshuai.xi         return FALSE;
905*53ee8cc1Swenshuai.xi     }
906*53ee8cc1Swenshuai.xi 
907*53ee8cc1Swenshuai.xi     if (u32AdjParam == 0)
908*53ee8cc1Swenshuai.xi     {
909*53ee8cc1Swenshuai.xi         u32DDCDelayCount = 250;
910*53ee8cc1Swenshuai.xi         return FALSE;
911*53ee8cc1Swenshuai.xi     }
912*53ee8cc1Swenshuai.xi 
913*53ee8cc1Swenshuai.xi     u32Parameter2 = 440UL;
914*53ee8cc1Swenshuai.xi     //(2) assign base for parameter
915*53ee8cc1Swenshuai.xi 
916*53ee8cc1Swenshuai.xi     if(u32CpuSpeedMHz>=1000) u32ParamBase1 = 150UL;
917*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=900) u32ParamBase1 = 140UL;
918*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=780) u32ParamBase1 = 135UL;
919*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=720) u32ParamBase1 = 130UL;
920*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=650) u32ParamBase1 = 125UL;
921*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=600) u32ParamBase1 = 110UL;
922*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=560) u32ParamBase1 = 100UL;
923*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=530) u32ParamBase1 = 95UL;
924*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=500) u32ParamBase1 = 90UL;
925*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=480) u32ParamBase1 = 85UL;
926*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=430) u32ParamBase1 = 80UL;
927*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=400) u32ParamBase1 = 75UL;
928*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=384) u32ParamBase1 = 70UL;
929*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=360) u32ParamBase1 = 65UL;
930*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=336) u32ParamBase1 = 60UL;
931*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=312) u32ParamBase1 = 40UL;
932*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=240) u32ParamBase1 = 10UL;
933*53ee8cc1Swenshuai.xi     else if(u32CpuSpeedMHz>=216) u32ParamBase1 = 0UL;
934*53ee8cc1Swenshuai.xi     else u32ParamBase1 = 0UL;
935*53ee8cc1Swenshuai.xi     //(3) compute parameter 1 by base
936*53ee8cc1Swenshuai.xi     if(u32Speed_K>=100)
937*53ee8cc1Swenshuai.xi     {
938*53ee8cc1Swenshuai.xi         u32Parameter1 = u32ParamBase1 + 250; //100K level
939*53ee8cc1Swenshuai.xi     }
940*53ee8cc1Swenshuai.xi     else if (u32Speed_K>=75)
941*53ee8cc1Swenshuai.xi     {
942*53ee8cc1Swenshuai.xi         u32Parameter1 = u32ParamBase1 + 340; //75K level
943*53ee8cc1Swenshuai.xi     }
944*53ee8cc1Swenshuai.xi     else if (u32Speed_K>=50)
945*53ee8cc1Swenshuai.xi     {
946*53ee8cc1Swenshuai.xi         u32Parameter1 = u32ParamBase1 + 560; //50K level
947*53ee8cc1Swenshuai.xi     }
948*53ee8cc1Swenshuai.xi     else
949*53ee8cc1Swenshuai.xi     {
950*53ee8cc1Swenshuai.xi         u32Parameter1 = u32ParamBase1 + 860; //30K level
951*53ee8cc1Swenshuai.xi     }
952*53ee8cc1Swenshuai.xi 
953*53ee8cc1Swenshuai.xi     //u32DDCDelayCount = 250;
954*53ee8cc1Swenshuai.xi     DBG_HDMIUTIL(printf("[%s][%d] u32Speed_K = 0x%X , u32AdjParam = 0x%X \n", __FUNCTION__, __LINE__, u32Speed_K, u32AdjParam));
955*53ee8cc1Swenshuai.xi 
956*53ee8cc1Swenshuai.xi     //(4) compute delay counts
957*53ee8cc1Swenshuai.xi     if ((u32Speed_K>0) && (u32AdjParam>0))
958*53ee8cc1Swenshuai.xi     {
959*53ee8cc1Swenshuai.xi         u32DDCDelayCount = DELAY_CNT(u32Speed_K);
960*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("[%s][%d] u32DDCDelayCount = 0x%X \n", __FUNCTION__, __LINE__, u32DDCDelayCount));
961*53ee8cc1Swenshuai.xi 
962*53ee8cc1Swenshuai.xi         //u32DDCDelayCount = 250;
963*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("[%s][%d] u32DDCDelayCount = 0x%X \n", __FUNCTION__, __LINE__, u32DDCDelayCount));
964*53ee8cc1Swenshuai.xi     }
965*53ee8cc1Swenshuai.xi     else
966*53ee8cc1Swenshuai.xi     {
967*53ee8cc1Swenshuai.xi         DBG_HDMIUTIL(printf("[%s][%d] Error parameter u32Speed_K = 0x%X , u32AdjParam = 0x%X",__FUNCTION__,  __LINE__, u32Speed_K, u32AdjParam));
968*53ee8cc1Swenshuai.xi         return FALSE;
969*53ee8cc1Swenshuai.xi     }
970*53ee8cc1Swenshuai.xi 
971*53ee8cc1Swenshuai.xi     return TRUE;
972*53ee8cc1Swenshuai.xi }
973*53ee8cc1Swenshuai.xi 
974*53ee8cc1Swenshuai.xi //////////////////////////////////// Wilson@Kano: SCDC relative
975*53ee8cc1Swenshuai.xi //**************************************************************************
976*53ee8cc1Swenshuai.xi //  [Function Name]:
977*53ee8cc1Swenshuai.xi //                      Mhal_HDMITx_SCDCSetTmdsConfig
978*53ee8cc1Swenshuai.xi //  [Description]:
979*53ee8cc1Swenshuai.xi //                      config clock divide ratio for HDMI 2.0 timing, set scramble bit
980*53ee8cc1Swenshuai.xi //  [Arguments]:
981*53ee8cc1Swenshuai.xi //                      [MS_BOOL] bClkRatio
982*53ee8cc1Swenshuai.xi //                      [MS_BOOL] bScrambleEn
983*53ee8cc1Swenshuai.xi //  [Return]:
984*53ee8cc1Swenshuai.xi //                      void
985*53ee8cc1Swenshuai.xi //**************************************************************************
Mhal_HDMITx_SCDCSetTmdsConfig(MS_BOOL bClkRatio,MS_BOOL bScrambleEn)986*53ee8cc1Swenshuai.xi void Mhal_HDMITx_SCDCSetTmdsConfig(MS_BOOL bClkRatio, MS_BOOL bScrambleEn)
987*53ee8cc1Swenshuai.xi {
988*53ee8cc1Swenshuai.xi 	MS_U8 ucTmpVal = (bScrambleEn == TRUE)? 0x01 : 0x00;
989*53ee8cc1Swenshuai.xi 
990*53ee8cc1Swenshuai.xi 	ucTmpVal |= ((bClkRatio == TRUE) ? 0x02 : 0x00); //bClkRatio == TRUE, then (TMDS bit period) / (TMDS clock period) = 1/40; otherwise 1/10
991*53ee8cc1Swenshuai.xi 
992*53ee8cc1Swenshuai.xi 	i2cBurstWriteBytes(HDMITX_SCDC_SLAVE_ADDR, E_SCDC_TMDS_CONFIG_IDX, &ucTmpVal, 1);
993*53ee8cc1Swenshuai.xi }
994*53ee8cc1Swenshuai.xi 
995*53ee8cc1Swenshuai.xi //**************************************************************************
996*53ee8cc1Swenshuai.xi //  [Function Name]:
997*53ee8cc1Swenshuai.xi //                      Mhal_HDMITx_SCDCAccessField
998*53ee8cc1Swenshuai.xi //  [Description]:
999*53ee8cc1Swenshuai.xi //                      General function for read/write operation of any SCDC field
1000*53ee8cc1Swenshuai.xi //  [Arguments]:
1001*53ee8cc1Swenshuai.xi //                      [enMsHDMITX_SCDC_FIELD_OFFSET_LIST] enField;
1002*53ee8cc1Swenshuai.xi //                      [MS_BOOL] bReadAction;
1003*53ee8cc1Swenshuai.xi //                      [MS_U8] *pucData;
1004*53ee8cc1Swenshuai.xi //                      [MS_U8] ucLen;
1005*53ee8cc1Swenshuai.xi //  [Return]:
1006*53ee8cc1Swenshuai.xi //                      MS_BOOL
1007*53ee8cc1Swenshuai.xi //**************************************************************************
Mhal_HDMITx_SCDCAccessField(enMsHDMITX_SCDC_FIELD_OFFSET_LIST enField,MS_BOOL bReadAction,MS_U8 * pucData,MS_U8 ucLen)1008*53ee8cc1Swenshuai.xi MS_BOOL Mhal_HDMITx_SCDCAccessField(enMsHDMITX_SCDC_FIELD_OFFSET_LIST enField, MS_BOOL bReadAction, MS_U8* pucData, MS_U8 ucLen)
1009*53ee8cc1Swenshuai.xi {
1010*53ee8cc1Swenshuai.xi 	if (bReadAction)
1011*53ee8cc1Swenshuai.xi 	{
1012*53ee8cc1Swenshuai.xi 		return i2cBurstReadBytes(HDMITX_SCDC_SLAVE_ADDR, enField, pucData, (MS_U16)ucLen);
1013*53ee8cc1Swenshuai.xi 	}
1014*53ee8cc1Swenshuai.xi 	else
1015*53ee8cc1Swenshuai.xi 	{
1016*53ee8cc1Swenshuai.xi 		return i2cBurstWriteBytes(HDMITX_SCDC_SLAVE_ADDR, enField, pucData, (MS_U16)ucLen);
1017*53ee8cc1Swenshuai.xi 	}
1018*53ee8cc1Swenshuai.xi }
1019*53ee8cc1Swenshuai.xi 
1020*53ee8cc1Swenshuai.xi 
1021