1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi #ifndef _GPD_REG_H_ 79*53ee8cc1Swenshuai.xi #define _GPD_REG_H_ 80*53ee8cc1Swenshuai.xi 81*53ee8cc1Swenshuai.xi #include "gpd.h" 82*53ee8cc1Swenshuai.xi 83*53ee8cc1Swenshuai.xi #define GPD_SCALING_SUPPORT 84*53ee8cc1Swenshuai.xi 85*53ee8cc1Swenshuai.xi typedef enum { 86*53ee8cc1Swenshuai.xi reg_gif_go_le, 87*53ee8cc1Swenshuai.xi reg_act_chk_le, 88*53ee8cc1Swenshuai.xi reg_gpd_bsaddr_go_le, 89*53ee8cc1Swenshuai.xi reg_gpd_rst_le, 90*53ee8cc1Swenshuai.xi reg_png_go_le, 91*53ee8cc1Swenshuai.xi reg_png_blk_go_le, 92*53ee8cc1Swenshuai.xi reg_gif_ltbl_size , 93*53ee8cc1Swenshuai.xi reg_gif_local_tbl , 94*53ee8cc1Swenshuai.xi reg_gif_done , 95*53ee8cc1Swenshuai.xi reg_ofifo_abort , 96*53ee8cc1Swenshuai.xi reg_ififo_full , 97*53ee8cc1Swenshuai.xi reg_ififo_empty , 98*53ee8cc1Swenshuai.xi reg_bsadr_full , 99*53ee8cc1Swenshuai.xi reg_ififo_diff , 100*53ee8cc1Swenshuai.xi reg_bitpos , 101*53ee8cc1Swenshuai.xi reg_png_dtbl_size , 102*53ee8cc1Swenshuai.xi reg_gif_state , 103*53ee8cc1Swenshuai.xi reg_gpd_pitch , 104*53ee8cc1Swenshuai.xi reg_gpd_iwidth , 105*53ee8cc1Swenshuai.xi reg_gpd_iheight , 106*53ee8cc1Swenshuai.xi reg_gpd_bstart , 107*53ee8cc1Swenshuai.xi reg_gpd_bend , 108*53ee8cc1Swenshuai.xi reg_gpd_istart , 109*53ee8cc1Swenshuai.xi reg_spare1 , 110*53ee8cc1Swenshuai.xi reg_gpd_boffset , 111*53ee8cc1Swenshuai.xi reg_iofifo_state , 112*53ee8cc1Swenshuai.xi reg_gpd_roi_hstart , 113*53ee8cc1Swenshuai.xi reg_gpd_roi_vstart , 114*53ee8cc1Swenshuai.xi reg_gpd_roi_width , 115*53ee8cc1Swenshuai.xi reg_gpd_roi_height , 116*53ee8cc1Swenshuai.xi reg_gpd_roi_en , 117*53ee8cc1Swenshuai.xi reg_gpd_default_alpha , 118*53ee8cc1Swenshuai.xi reg_spare2_rst0 , 119*53ee8cc1Swenshuai.xi reg_png_trans_r , 120*53ee8cc1Swenshuai.xi reg_png_trans_g , 121*53ee8cc1Swenshuai.xi reg_png_blk_done , 122*53ee8cc1Swenshuai.xi reg_png_mincode1 , 123*53ee8cc1Swenshuai.xi reg_png_mincode2 , 124*53ee8cc1Swenshuai.xi reg_png_mincode3 , 125*53ee8cc1Swenshuai.xi reg_png_mincode4 , 126*53ee8cc1Swenshuai.xi reg_png_mincode5 , 127*53ee8cc1Swenshuai.xi reg_png_mincode6 , 128*53ee8cc1Swenshuai.xi reg_png_mincode7 , 129*53ee8cc1Swenshuai.xi reg_gpd_ipm_en , 130*53ee8cc1Swenshuai.xi reg_gpd_ipm_size , 131*53ee8cc1Swenshuai.xi reg_gpd_ocolor , 132*53ee8cc1Swenshuai.xi reg_gpd_en, 133*53ee8cc1Swenshuai.xi reg_ofifo_done , 134*53ee8cc1Swenshuai.xi reg_miu_domain_empty , 135*53ee8cc1Swenshuai.xi reg_mreq_always_active , 136*53ee8cc1Swenshuai.xi reg_eng_always_active , 137*53ee8cc1Swenshuai.xi reg_png_ltbl_size , 138*53ee8cc1Swenshuai.xi reg_gpd_act_chk , 139*53ee8cc1Swenshuai.xi reg_png_sca , 140*53ee8cc1Swenshuai.xi reg_png_eob , 141*53ee8cc1Swenshuai.xi reg_png_mincode8 , 142*53ee8cc1Swenshuai.xi reg_png_mincode9 , 143*53ee8cc1Swenshuai.xi reg_png_mincode10 , 144*53ee8cc1Swenshuai.xi reg_png_mincode11 , 145*53ee8cc1Swenshuai.xi reg_png_mincode12 , 146*53ee8cc1Swenshuai.xi reg_png_mincode13 , 147*53ee8cc1Swenshuai.xi reg_png_mincode14 , 148*53ee8cc1Swenshuai.xi reg_png_mincode15 , 149*53ee8cc1Swenshuai.xi reg_png2_mincode1 , 150*53ee8cc1Swenshuai.xi reg_png2_mincode2 , 151*53ee8cc1Swenshuai.xi reg_png2_mincode3 , 152*53ee8cc1Swenshuai.xi reg_png2_mincode4 , 153*53ee8cc1Swenshuai.xi reg_png2_mincode5 , 154*53ee8cc1Swenshuai.xi reg_png2_mincode6 , 155*53ee8cc1Swenshuai.xi reg_png2_mincode7 , 156*53ee8cc1Swenshuai.xi reg_png2_mincode8 , 157*53ee8cc1Swenshuai.xi reg_png2_mincode9 , 158*53ee8cc1Swenshuai.xi reg_png2_mincode10 , 159*53ee8cc1Swenshuai.xi reg_png2_mincode11 , 160*53ee8cc1Swenshuai.xi reg_png2_mincode12 , 161*53ee8cc1Swenshuai.xi reg_png2_mincode13 , 162*53ee8cc1Swenshuai.xi reg_png2_mincode14 , 163*53ee8cc1Swenshuai.xi reg_png2_mincode15 , 164*53ee8cc1Swenshuai.xi reg_png_lbase2 , 165*53ee8cc1Swenshuai.xi reg_png_lbase3 , 166*53ee8cc1Swenshuai.xi reg_png_lbase4 , 167*53ee8cc1Swenshuai.xi reg_png_lbase5 , 168*53ee8cc1Swenshuai.xi reg_png_lbase6 , 169*53ee8cc1Swenshuai.xi reg_png_lbase7 , 170*53ee8cc1Swenshuai.xi reg_png_lbase8 , 171*53ee8cc1Swenshuai.xi reg_png_lbase9 , 172*53ee8cc1Swenshuai.xi reg_png_lbase10 , 173*53ee8cc1Swenshuai.xi reg_png_lbase11 , 174*53ee8cc1Swenshuai.xi reg_png_lbase12 , 175*53ee8cc1Swenshuai.xi reg_png_lbase13 , 176*53ee8cc1Swenshuai.xi reg_png_lbase14 , 177*53ee8cc1Swenshuai.xi reg_png_lbase15 , 178*53ee8cc1Swenshuai.xi reg_png_dbase2 , 179*53ee8cc1Swenshuai.xi reg_png_dbase3 , 180*53ee8cc1Swenshuai.xi reg_png_dbase4 , 181*53ee8cc1Swenshuai.xi reg_png_dbase5 , 182*53ee8cc1Swenshuai.xi reg_png_dbase6 , 183*53ee8cc1Swenshuai.xi reg_png_dbase7 , 184*53ee8cc1Swenshuai.xi reg_png_dbase8 , 185*53ee8cc1Swenshuai.xi reg_png_dbase9 , 186*53ee8cc1Swenshuai.xi reg_png_dbase10 , 187*53ee8cc1Swenshuai.xi reg_png_dbase11 , 188*53ee8cc1Swenshuai.xi reg_png_dbase12 , 189*53ee8cc1Swenshuai.xi reg_png_dbase13 , 190*53ee8cc1Swenshuai.xi reg_png_dbase14 , 191*53ee8cc1Swenshuai.xi reg_png_dbase15 , 192*53ee8cc1Swenshuai.xi reg_png_scline0_width , 193*53ee8cc1Swenshuai.xi reg_png_scline1_width , 194*53ee8cc1Swenshuai.xi reg_png_scline2_width , 195*53ee8cc1Swenshuai.xi reg_png_scline3_width , 196*53ee8cc1Swenshuai.xi reg_png_scline4_width , 197*53ee8cc1Swenshuai.xi reg_png_scline5_width , 198*53ee8cc1Swenshuai.xi reg_png_scline6_width , 199*53ee8cc1Swenshuai.xi reg_png_scline0_height , 200*53ee8cc1Swenshuai.xi reg_png_scline1_height , 201*53ee8cc1Swenshuai.xi reg_png_scline2_height , 202*53ee8cc1Swenshuai.xi reg_png_scline3_height , 203*53ee8cc1Swenshuai.xi reg_png_scline4_height , 204*53ee8cc1Swenshuai.xi reg_png_scline5_height , 205*53ee8cc1Swenshuai.xi reg_png_scline6_height , 206*53ee8cc1Swenshuai.xi reg_png_mincode_valid , 207*53ee8cc1Swenshuai.xi reg_png2_mincode_valid , 208*53ee8cc1Swenshuai.xi reg_gpd_only_decom_en , 209*53ee8cc1Swenshuai.xi reg_png_done , 210*53ee8cc1Swenshuai.xi reg_png_color_type , 211*53ee8cc1Swenshuai.xi reg_gpd_interlace , 212*53ee8cc1Swenshuai.xi reg_spare6 , 213*53ee8cc1Swenshuai.xi reg_png_compress_type , 214*53ee8cc1Swenshuai.xi reg_png_color_depth , 215*53ee8cc1Swenshuai.xi reg_miu_act_chk , 216*53ee8cc1Swenshuai.xi reg_png_trans_en , 217*53ee8cc1Swenshuai.xi reg_png_trans_b , 218*53ee8cc1Swenshuai.xi reg_png_state , 219*53ee8cc1Swenshuai.xi reg_ififo_cnt , 220*53ee8cc1Swenshuai.xi reg_hipri , 221*53ee8cc1Swenshuai.xi reg_gpd_premult_alpha_en, 222*53ee8cc1Swenshuai.xi reg_gpd_gif_alpha_mask_en, 223*53ee8cc1Swenshuai.xi reg_frun_cnt , 224*53ee8cc1Swenshuai.xi reg_png_burst_en , 225*53ee8cc1Swenshuai.xi reg_gif_mask , 226*53ee8cc1Swenshuai.xi reg_deflt_fast_on , 227*53ee8cc1Swenshuai.xi reg_ififo_radr , 228*53ee8cc1Swenshuai.xi reg_gpd_time_out , 229*53ee8cc1Swenshuai.xi reg_gif_code_size_err , 230*53ee8cc1Swenshuai.xi reg_gif_err , 231*53ee8cc1Swenshuai.xi reg_gpd_pgend , 232*53ee8cc1Swenshuai.xi reg_miu64 , 233*53ee8cc1Swenshuai.xi reg_gpd2mi_adr , 234*53ee8cc1Swenshuai.xi reg_wait_last_done , 235*53ee8cc1Swenshuai.xi reg_miu_wait_cyc , 236*53ee8cc1Swenshuai.xi reg_fixed_pri , 237*53ee8cc1Swenshuai.xi reg_last_done_md , 238*53ee8cc1Swenshuai.xi reg_gpd_read_data , 239*53ee8cc1Swenshuai.xi reg_io_read_gpd , 240*53ee8cc1Swenshuai.xi reg_cbuf_bas , 241*53ee8cc1Swenshuai.xi reg_zbuf_bas , 242*53ee8cc1Swenshuai.xi reg_bist_fail_lz_psram , 243*53ee8cc1Swenshuai.xi reg_bist_fail_bst_psram, 244*53ee8cc1Swenshuai.xi reg_bist_fail_lit_psram, 245*53ee8cc1Swenshuai.xi reg_bist_fail_flt_psram, 246*53ee8cc1Swenshuai.xi reg_bist_fail_lmem , 247*53ee8cc1Swenshuai.xi reg_bist_fail_cmem , 248*53ee8cc1Swenshuai.xi reg_bist_fail_omem , 249*53ee8cc1Swenshuai.xi reg_bist_fail_imem , 250*53ee8cc1Swenshuai.xi reg_bist_fail_dc0_cmem , 251*53ee8cc1Swenshuai.xi reg_bist_fail_dc1_cmem , 252*53ee8cc1Swenshuai.xi reg_bist_fail_stk_psram, 253*53ee8cc1Swenshuai.xi reg_bist_fail_dma1 , 254*53ee8cc1Swenshuai.xi reg_bist_fail_dma0 , 255*53ee8cc1Swenshuai.xi reg_bist_fail_cmd , 256*53ee8cc1Swenshuai.xi reg_bist_fail_data , 257*53ee8cc1Swenshuai.xi reg_bist_fail_cc_cmem , 258*53ee8cc1Swenshuai.xi reg_bist_fail_cc_dmem , 259*53ee8cc1Swenshuai.xi reg_bist_fail_cc_rdmem , 260*53ee8cc1Swenshuai.xi reg_bist_fail_cc_wdmem , 261*53ee8cc1Swenshuai.xi reg_bist_fail_zc_cmem , 262*53ee8cc1Swenshuai.xi reg_bist_fail_zc_dmem , 263*53ee8cc1Swenshuai.xi reg_bist_fail_zc_rdmem , 264*53ee8cc1Swenshuai.xi reg_bist_fail_zc_wdmem , 265*53ee8cc1Swenshuai.xi reg_int_mask , 266*53ee8cc1Swenshuai.xi reg_int_rst , 267*53ee8cc1Swenshuai.xi reg_debug_mux , 268*53ee8cc1Swenshuai.xi reg_dram_imi , 269*53ee8cc1Swenshuai.xi reg_gpd_istr_8b , 270*53ee8cc1Swenshuai.xi reg_gif_act_clr , 271*53ee8cc1Swenshuai.xi reg_int_status , 272*53ee8cc1Swenshuai.xi reg_int_sw_force , 273*53ee8cc1Swenshuai.xi reg_cache_hit_cmp , 274*53ee8cc1Swenshuai.xi reg_scale_en , 275*53ee8cc1Swenshuai.xi reg_scale_md , 276*53ee8cc1Swenshuai.xi reg_lb_addr , 277*53ee8cc1Swenshuai.xi reg_ub_addr , 278*53ee8cc1Swenshuai.xi reg_gpd_xiu_byte_sel , 279*53ee8cc1Swenshuai.xi reg_gpd_read_bits , 280*53ee8cc1Swenshuai.xi reg_gpd_reserved1 , 281*53ee8cc1Swenshuai.xi reg_gpd_cmem_wdata, 282*53ee8cc1Swenshuai.xi reg_png_ltbl_wdata, 283*53ee8cc1Swenshuai.xi reg_png_dtbl_wdata, 284*53ee8cc1Swenshuai.xi reg_debug2_mux , 285*53ee8cc1Swenshuai.xi reg_wbe_bypass_go_chk, 286*53ee8cc1Swenshuai.xi reg_gpd_sram_sd_en, 287*53ee8cc1Swenshuai.xi reg_gpd_debug , 288*53ee8cc1Swenshuai.xi reg_gpd_debug2, 289*53ee8cc1Swenshuai.xi reg_gpd_version, 290*53ee8cc1Swenshuai.xi reg_gpd_tlb 291*53ee8cc1Swenshuai.xi } gpd_reg_index; 292*53ee8cc1Swenshuai.xi 293*53ee8cc1Swenshuai.xi 294*53ee8cc1Swenshuai.xi #define reg_gif_go reg_gif_go_le 295*53ee8cc1Swenshuai.xi #define reg_act_chk reg_act_chk_le 296*53ee8cc1Swenshuai.xi #define reg_gpd_bsaddr_go reg_gpd_bsaddr_go_le 297*53ee8cc1Swenshuai.xi #define reg_gpd_rst reg_gpd_rst_le 298*53ee8cc1Swenshuai.xi #define reg_png_go reg_png_go_le 299*53ee8cc1Swenshuai.xi #define reg_png_blk_go reg_png_blk_go_le 300*53ee8cc1Swenshuai.xi #define reg_png_en reg_gpd_en 301*53ee8cc1Swenshuai.xi #define reg_gpd_cmem_wd reg_gpd_cmem_wdata 302*53ee8cc1Swenshuai.xi #define reg_png_ltbl_wd reg_png_ltbl_wdata 303*53ee8cc1Swenshuai.xi #define reg_png_dtbl_wd reg_png_dtbl_wdata 304*53ee8cc1Swenshuai.xi 305*53ee8cc1Swenshuai.xi 306*53ee8cc1Swenshuai.xi MS_U32 GPD_GET_MS_U32REG_dbg(MS_U32 index); 307*53ee8cc1Swenshuai.xi MS_U32 GPD_GET_MS_U32REG(MS_U32 index); 308*53ee8cc1Swenshuai.xi void GPD_SET_MS_U32REG(MS_U32 index, MS_U32 value); 309*53ee8cc1Swenshuai.xi MS_U32 hal_gpd_get_clkbase(void); 310*53ee8cc1Swenshuai.xi MS_U32 hal_gpd_get_clkoffset(void); 311*53ee8cc1Swenshuai.xi void hal_gpd_reg_base(MS_U32* u32RIUBase, MS_U32* u32XIUBase); 312*53ee8cc1Swenshuai.xi void hal_gpd_miu_client(MS_U8* u8Offset, MS_U16* u16BitMask); 313*53ee8cc1Swenshuai.xi void hal_gpd_init_outside_reg(MS_VIRT BankBaseAddr); 314*53ee8cc1Swenshuai.xi void hal_gpd_init_chip_specific_reg(void); 315*53ee8cc1Swenshuai.xi void hal_gpd_SetMIUProtectMask(MS_VIRT BankBaseAddr, MS_U8 bEnable); 316*53ee8cc1Swenshuai.xi 317*53ee8cc1Swenshuai.xi 318*53ee8cc1Swenshuai.xi #endif 319