xref: /utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/tcf/regTCF.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2006-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi //
97*53ee8cc1Swenshuai.xi //  File name: regTCF.h
98*53ee8cc1Swenshuai.xi //  Description: TCF Register Definition
99*53ee8cc1Swenshuai.xi //
100*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _REG_TCF_H_
103*53ee8cc1Swenshuai.xi #define _REG_TCF_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi 
106*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
107*53ee8cc1Swenshuai.xi //  Abbreviation
108*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
109*53ee8cc1Swenshuai.xi // TCF                             Transport Crypto Firewall
110*53ee8cc1Swenshuai.xi 
111*53ee8cc1Swenshuai.xi 
112*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
113*53ee8cc1Swenshuai.xi //  Global Definition
114*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
115*53ee8cc1Swenshuai.xi 
116*53ee8cc1Swenshuai.xi 
117*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
118*53ee8cc1Swenshuai.xi //  Compliation Option
119*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
120*53ee8cc1Swenshuai.xi 
121*53ee8cc1Swenshuai.xi 
122*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
123*53ee8cc1Swenshuai.xi //  Harware Capability
124*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
125*53ee8cc1Swenshuai.xi 
126*53ee8cc1Swenshuai.xi 
127*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
128*53ee8cc1Swenshuai.xi //  Type and Structure
129*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
130*53ee8cc1Swenshuai.xi #define REG_CLK_CF_BASE             (0x03300*2)  // h1033
131*53ee8cc1Swenshuai.xi //#define REG_CLK_TSP_BASE            (0x00b00*2)  // h100b
132*53ee8cc1Swenshuai.xi #define REG_CLK_GEN0_BASE           (0x00B00*2) //h100B
133*53ee8cc1Swenshuai.xi #define REG_CFB_BASE                (0xA0E00*2)  // h1A0E
134*53ee8cc1Swenshuai.xi #define REG_CF_BASE                 (0xA0F00*2)  // h1A0F
135*53ee8cc1Swenshuai.xi 
136*53ee8cc1Swenshuai.xi #define REG_CLK_CF                  (0x24*4)
137*53ee8cc1Swenshuai.xi #define ENABLE_48_MHZ_CF_CLK_MASK   0x00000010  //[4] 0: enable 48MHz TCG clock
138*53ee8cc1Swenshuai.xi #define ENABLE_48_MHZ_CF_CLK        0x00000000
139*53ee8cc1Swenshuai.xi 
140*53ee8cc1Swenshuai.xi #define REG_CLK_CFTOP_P_SEL         (0x31*4)
141*53ee8cc1Swenshuai.xi #define ENABLE_CFTOP_P_SEL_MASK     0x00000300  //[9:8] 00: xtail 12M clock, 01: 54M clock, others: N/A
142*53ee8cc1Swenshuai.xi #define ENABLE_CFTOP_P_12M_CLK      0x00000000
143*53ee8cc1Swenshuai.xi #define ENABLE_CFTOP_P_54M_CLK      0x00000100
144*53ee8cc1Swenshuai.xi 
145*53ee8cc1Swenshuai.xi //#define REG_CLK_TSP                 (0x2a*4)
146*53ee8cc1Swenshuai.xi //#define SET_192_MHZ_TSP_CLK_MASK    0x0000001F  //[4;0] 8: set 192MHz TSP clock
147*53ee8cc1Swenshuai.xi //#define SET_192_MHZ_TSP_CLK         0x00000008
148*53ee8cc1Swenshuai.xi 
149*53ee8cc1Swenshuai.xi 
150*53ee8cc1Swenshuai.xi typedef struct _REG32
151*53ee8cc1Swenshuai.xi {
152*53ee8cc1Swenshuai.xi     volatile MS_U32                 u32Reg;
153*53ee8cc1Swenshuai.xi } REG32;
154*53ee8cc1Swenshuai.xi 
155*53ee8cc1Swenshuai.xi 
156*53ee8cc1Swenshuai.xi typedef struct _REG_CFCtrl
157*53ee8cc1Swenshuai.xi {
158*53ee8cc1Swenshuai.xi     REG32               Cf_Status;                                 // (REG_CF_BASE + 0x00*4)
159*53ee8cc1Swenshuai.xi         #define CF_TRANS_STATUS_MASK                0xF0000000     //
160*53ee8cc1Swenshuai.xi         #define CF_NVM_STATUS_MASK                  0x0C000000     //
161*53ee8cc1Swenshuai.xi         #define CF_DIFF_STATUS_MASK                 0x02000000     //
162*53ee8cc1Swenshuai.xi         #define CF_RESERVED_MASK                    0x01FE0000     //
163*53ee8cc1Swenshuai.xi         #define CF_USE_NVMKEY_MASK                  0x00010000     //
164*53ee8cc1Swenshuai.xi         #define CF_OPERATION_TYPE_MASK              0x0000E000     //
165*53ee8cc1Swenshuai.xi         #define CF_DECM_SOURCE_MASK                 0x00001800     //
166*53ee8cc1Swenshuai.xi         #define CF_OUTPUT_USAGE_MASK                0x00000600     //
167*53ee8cc1Swenshuai.xi         #define CF_PRODUCT_RANGE_MASK               0x00000100     //
168*53ee8cc1Swenshuai.xi         #define CF_PRODUCT_OFFSET_MASK              0x000000FF     //
169*53ee8cc1Swenshuai.xi         #define CF_TRANS_STATUS_POS                 28
170*53ee8cc1Swenshuai.xi         #define CF_NVM_STATUS_POS                   26
171*53ee8cc1Swenshuai.xi         #define CF_DIFF_STATUS_POS                  25
172*53ee8cc1Swenshuai.xi         #define CF_RESERVED_POS                     17
173*53ee8cc1Swenshuai.xi         #define CF_USE_NVMKEY_POS                   16
174*53ee8cc1Swenshuai.xi         #define CF_OPERATION_TYPE_POS               13
175*53ee8cc1Swenshuai.xi         #define CF_DECM_SOURCE_POS                  11
176*53ee8cc1Swenshuai.xi         #define CF_OUTPUT_USAGE_POS                 9
177*53ee8cc1Swenshuai.xi         #define CF_PRODUCT_RANGE_POS                8
178*53ee8cc1Swenshuai.xi         #define CF_PRODUCT_OFFSET_POS               0
179*53ee8cc1Swenshuai.xi     REG32               Cf_Reserve01_03[3];
180*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve02;
181*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve03;
182*53ee8cc1Swenshuai.xi     REG32               Cf_Input;                                  // (REG_CF_BASE + 0x04*4)
183*53ee8cc1Swenshuai.xi         //
184*53ee8cc1Swenshuai.xi     REG32               Cf_Reserve05_07[3];
185*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve06;
186*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve07;
187*53ee8cc1Swenshuai.xi     REG32               Cf_Output;                                 // (REG_CF_BASE + 0x08*4)
188*53ee8cc1Swenshuai.xi         //
189*53ee8cc1Swenshuai.xi     REG32               Cf_Reserve09_0B[3];
190*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve0A;
191*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve0B;
192*53ee8cc1Swenshuai.xi     REG32               Cf_Platform;                               // (REG_CF_BASE + 0x0C*4)
193*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_RECENT_RESET_MASK       0x80000000     //
194*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_TRANSACTION_DONE_MASK   0x40000000     //
195*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_CF_ALERT_MASK           0x02000000     //
196*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_HW_DECM_ERROR_MASK      0x01000000     //
197*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_CWC_VALID_MASK          0x00800000     //
198*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_HW_DECM_VALID_MASK      0x00400000     //
199*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_HW_DECM_FLUSH_MASK      0x00200000     //
200*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_CF_ACTIVATED_MASK       0x00020000     //
201*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_DEVELOPMENT_MODE_MASK   0x00010000 //~ Note: 15 in Spec.  ~//   //
202*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_RECENT_RESET_POS        31
203*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_TRANSACTION_DONE_POS    30
204*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_CF_ALERT_POS            25
205*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_HW_DECM_ERROR_POS       24
206*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_CWC_VALID_POS           23
207*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_HW_DECM_VALID_POS       22
208*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_HW_DECM_FLUSH_POS       21
209*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_CF_ACTIVATED_POS        17
210*53ee8cc1Swenshuai.xi         #define CF_PLATFORM_DEVELOPMENT_MODE_POS    16 //~ Note: 15 in Spec.  ~//
211*53ee8cc1Swenshuai.xi     REG32               Cf_Reserve0D_0F[3];
212*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve0E;
213*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve0F;
214*53ee8cc1Swenshuai.xi     REG32               Cf_Feature;                                // (REG_CF_BASE + 0x10*4)
215*53ee8cc1Swenshuai.xi         //
216*53ee8cc1Swenshuai.xi 	REG32               Cf_Reserve11_13[3];
217*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve12;
218*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve13;
219*53ee8cc1Swenshuai.xi     REG32               Cf_Version;                                // (REG_CF_BASE + 0x14*4)
220*53ee8cc1Swenshuai.xi         #define CF_VERSION_MANUFACTURER_ID_MASK     0x07000000     //
221*53ee8cc1Swenshuai.xi         #define CF_VERSION_NETLIST_VERSION_MASK     0x003F0000     //
222*53ee8cc1Swenshuai.xi         #define CF_VERSION_VERSION_EPOCH_MASK       0x00000F00     //
223*53ee8cc1Swenshuai.xi         #define CF_VERSION_BUILD_ID_MASK            0x000000FF     //
224*53ee8cc1Swenshuai.xi         #define CF_VERSION_MANUFACTURER_ID_POS      24
225*53ee8cc1Swenshuai.xi         #define CF_VERSION_NETLIST_VERSION_POS      16
226*53ee8cc1Swenshuai.xi         #define CF_VERSION_VERSION_EPOCH_POS        8
227*53ee8cc1Swenshuai.xi         #define CF_VERSION_BUILD_ID_POS             0
228*53ee8cc1Swenshuai.xi     REG32               Cf_Reserve15_17[3];
229*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve16;
230*53ee8cc1Swenshuai.xi     //REG32               Cf_Reserve17;
231*53ee8cc1Swenshuai.xi     REG32               Cf_Perso_Config;                           // (REG_CF_BASE + 0x18*4)
232*53ee8cc1Swenshuai.xi         //
233*53ee8cc1Swenshuai.xi }REG_CFCtrl;
234*53ee8cc1Swenshuai.xi 
235*53ee8cc1Swenshuai.xi 
236*53ee8cc1Swenshuai.xi typedef struct _REG_CFBCtrl
237*53ee8cc1Swenshuai.xi {
238*53ee8cc1Swenshuai.xi     REG32               Cfb_Use_Case;                              // (REG_CFB_BASE + 0x00*4)
239*53ee8cc1Swenshuai.xi         #define REG_USE_CASE_MASK                   0x0000000F
240*53ee8cc1Swenshuai.xi         #define REG_RESET_CFB                       0x00000010
241*53ee8cc1Swenshuai.xi         #define REG_INITIAL_SM                      0x00000020
242*53ee8cc1Swenshuai.xi         #define REG_CFB_INT_CLR                     0x00000040
243*53ee8cc1Swenshuai.xi         #define REG_TCF_KEY_SEL_MASK                0x00000F00
244*53ee8cc1Swenshuai.xi         #define REG_CFB_CACWC_SEL                0x00010000
245*53ee8cc1Swenshuai.xi     REG32               Cfb_Status;                                // (REG_CFB_BASE + 0x01*4)
246*53ee8cc1Swenshuai.xi         #define REG_CFB_DONE                        0x00000002
247*53ee8cc1Swenshuai.xi         #define REG_CFB_READY                       0x00000004
248*53ee8cc1Swenshuai.xi         #define REG_AES_DONE                        0x00000008
249*53ee8cc1Swenshuai.xi         //...
250*53ee8cc1Swenshuai.xi         #define REG_FORBID_TCF_KEY_OP               0x00000020
251*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_WR_DONE_LTH             0x00000040
252*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_WR_RESP_LTH             0x00001F00
253*53ee8cc1Swenshuai.xi     REG32               Cfb_State;                                 // (REG_CFB_BASE + 0x02*4)
254*53ee8cc1Swenshuai.xi         #define REG_CF_STATE                        0x000000FF
255*53ee8cc1Swenshuai.xi 
256*53ee8cc1Swenshuai.xi     REG32               Cfb_Reserve;
257*53ee8cc1Swenshuai.xi 
258*53ee8cc1Swenshuai.xi     REG32               Cfb_Cacwc0;                                // (REG_CFB_BASE + 0x04*4)
259*53ee8cc1Swenshuai.xi     REG32               Cfb_Cacwc1;                                // (REG_CFB_BASE + 0x05*4)
260*53ee8cc1Swenshuai.xi     REG32               Cfb_Cacwc2;                                // (REG_CFB_BASE + 0x06*4)
261*53ee8cc1Swenshuai.xi     REG32               Cfb_Cacwc3;                                // (REG_CFB_BASE + 0x07*4)
262*53ee8cc1Swenshuai.xi     REG32               Cfb_Epk0;                                  // (REG_CFB_BASE + 0x08*4)
263*53ee8cc1Swenshuai.xi     REG32               Cfb_Epk1;                                  // (REG_CFB_BASE + 0x09*4)
264*53ee8cc1Swenshuai.xi     REG32               Cfb_Epk2;                                  // (REG_CFB_BASE + 0x0A*4)
265*53ee8cc1Swenshuai.xi     REG32               Cfb_Epk3;                                  // (REG_CFB_BASE + 0x0B*4)
266*53ee8cc1Swenshuai.xi     REG32               Cfb_Efuv0;                                 // (REG_CFB_BASE + 0x0C*4)
267*53ee8cc1Swenshuai.xi     REG32               Cfb_Efuv1;                                 // (REG_CFB_BASE + 0x0D*4)
268*53ee8cc1Swenshuai.xi     REG32               Cfb_Efuv2;                                 // (REG_CFB_BASE + 0x0E*4)
269*53ee8cc1Swenshuai.xi     REG32               Cfb_Efuv3;                                 // (REG_CFB_BASE + 0x0F*4)
270*53ee8cc1Swenshuai.xi 
271*53ee8cc1Swenshuai.xi     REG32               Cfb_Tcf_Key_Otp;                           // (REG_CFB_BASE + 0x10*4)
272*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_TSID                    0x00000F00
273*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_SCB                     0x00030000
274*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_FSCB                    0x000C0000
275*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_FLD                     0x00300000
276*53ee8cc1Swenshuai.xi         #define REG_TCF_CWC_PID                     0xFF000000
277*53ee8cc1Swenshuai.xi     REG32               Cfb_Key_Dst;                           // (REG_CFB_BASE + 0x11*4)
278*53ee8cc1Swenshuai.xi     REG32               Cfb_Reserve11_5F[0x4E];                   // (REG_CFB_BASE + (0x12~0x5F)*4)
279*53ee8cc1Swenshuai.xi     REG32               Cfb_Btw[0x7];                             // (REG_CFB_BASE + 0x60*4)
280*53ee8cc1Swenshuai.xi     REG32               Cfb_Reserve67_6F[0x9];                    // (REG_CFB_BASE + (0x67~0x6F)*4)
281*53ee8cc1Swenshuai.xi     REG32               Cfb_TcfProductionMode;                    // (REG_CFB_BASE + 0x70*4)
282*53ee8cc1Swenshuai.xi         #define REG_TCF_PRODUCTION_MODE             0x00000001
283*53ee8cc1Swenshuai.xi }REG_CFBCtrl;
284*53ee8cc1Swenshuai.xi 
285*53ee8cc1Swenshuai.xi #endif // #ifndef _REG_TCF_H_
286