1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 79*53ee8cc1Swenshuai.xi // 80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc. 81*53ee8cc1Swenshuai.xi // All rights reserved. 82*53ee8cc1Swenshuai.xi // 83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained 84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of 85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence 86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient. 87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure, 88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling, 89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential 90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the 91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom. 92*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 93*53ee8cc1Swenshuai.xi 94*53ee8cc1Swenshuai.xi #ifndef _REGEMMFLT_H_ 95*53ee8cc1Swenshuai.xi #define _REGEMMFLT_H_ 96*53ee8cc1Swenshuai.xi 97*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 98*53ee8cc1Swenshuai.xi // Header Files 99*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 100*53ee8cc1Swenshuai.xi 101*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 102*53ee8cc1Swenshuai.xi // Define & data type 103*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 104*53ee8cc1Swenshuai.xi //v: value n: shift n bits 105*53ee8cc1Swenshuai.xi #define __BIT(x) ((MS_U16)(1 << (x))) 106*53ee8cc1Swenshuai.xi #define __BIT0 __BIT(0) 107*53ee8cc1Swenshuai.xi #define __BIT1 __BIT(1) 108*53ee8cc1Swenshuai.xi #define __BIT2 __BIT(2) 109*53ee8cc1Swenshuai.xi #define __BIT3 __BIT(3) 110*53ee8cc1Swenshuai.xi #define __BIT4 __BIT(4) 111*53ee8cc1Swenshuai.xi #define __BIT5 __BIT(5) 112*53ee8cc1Swenshuai.xi #define __BIT6 __BIT(6) 113*53ee8cc1Swenshuai.xi #define __BIT7 __BIT(7) 114*53ee8cc1Swenshuai.xi #define __BIT8 __BIT(8) 115*53ee8cc1Swenshuai.xi #define __BIT9 __BIT(9) 116*53ee8cc1Swenshuai.xi #define __BITA __BIT(0xA) 117*53ee8cc1Swenshuai.xi #define __BITB __BIT(0xB) 118*53ee8cc1Swenshuai.xi #define __BITC __BIT(0xC) 119*53ee8cc1Swenshuai.xi #define __BITD __BIT(0xD) 120*53ee8cc1Swenshuai.xi #define __BITE __BIT(0xE) 121*53ee8cc1Swenshuai.xi #define __BITF __BIT(0xF) 122*53ee8cc1Swenshuai.xi 123*53ee8cc1Swenshuai.xi 124*53ee8cc1Swenshuai.xi #define BYTE0 0xFF 125*53ee8cc1Swenshuai.xi #define BYTE1 (0xFF<<8) 126*53ee8cc1Swenshuai.xi #define BYTE0_MASK 0x00FF 127*53ee8cc1Swenshuai.xi #define BYTE1_MASK 0xFF00 128*53ee8cc1Swenshuai.xi 129*53ee8cc1Swenshuai.xi /* KERES */ 130*53ee8cc1Swenshuai.xi #define REG_EMMFLT_BASE1 (0x170500<<1) 131*53ee8cc1Swenshuai.xi #define REG_EMMFLT_BASE2 (0x161400<<1) 132*53ee8cc1Swenshuai.xi #define REG_OTP_BASE (0x190000<<1) 133*53ee8cc1Swenshuai.xi #define REG_OTP_CTRL_BASE (0x1A1300<<1) 134*53ee8cc1Swenshuai.xi #define REG_PVR0_BASE (0x1A1100<<1) 135*53ee8cc1Swenshuai.xi #define REG_CHIPTOP_BASE (0x101E00<<1) 136*53ee8cc1Swenshuai.xi #define REG_CLKGEN0_BASE (0x100B00<<1) 137*53ee8cc1Swenshuai.xi #define REG_CLKGEN2_BASE (0x100A00<<1) 138*53ee8cc1Swenshuai.xi 139*53ee8cc1Swenshuai.xi 140*53ee8cc1Swenshuai.xi 141*53ee8cc1Swenshuai.xi 142*53ee8cc1Swenshuai.xi #define REG_EMM_TID_MODE_L 0x0000 143*53ee8cc1Swenshuai.xi #define REG_EMM_TID_MODE_H 0x0001 144*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID1_L 0x0002 145*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID1_H 0x0003 146*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID2_L 0x0004 147*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID2_H 0x0005 148*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID3_L 0x0006 149*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID3_H 0x0007 150*53ee8cc1Swenshuai.xi 151*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID1_L 0x000A 152*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID1_H 0x000B 153*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID2_L 0x000C 154*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID2_H 0x000D 155*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID3_L 0x000E 156*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID3_H 0x000F 157*53ee8cc1Swenshuai.xi 158*53ee8cc1Swenshuai.xi #define REG_EMM_PID 0x0010 159*53ee8cc1Swenshuai.xi #define REG_EMM_ENABLE_TID __BITE 160*53ee8cc1Swenshuai.xi #define EMM_ENABLE_TID_SHIFT 0xE 161*53ee8cc1Swenshuai.xi #define REG_EMM_ENABLE_PID __BITF 162*53ee8cc1Swenshuai.xi #define EMM_ENABLE_PID_SHIFT 0xF 163*53ee8cc1Swenshuai.xi 164*53ee8cc1Swenshuai.xi #define REG_EMM_TID 0x0011 165*53ee8cc1Swenshuai.xi 166*53ee8cc1Swenshuai.xi #define REG_EMM_CA_INT 0x0018 167*53ee8cc1Swenshuai.xi #define EMM_ONEPAKCET_INT __BIT1 168*53ee8cc1Swenshuai.xi #define EMM_OVERFLOW_INT __BIT2 169*53ee8cc1Swenshuai.xi #define EMM_RESET_INT __BIT7 170*53ee8cc1Swenshuai.xi #define EMM_INT_MASK BMASK(7:0) 171*53ee8cc1Swenshuai.xi 172*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID4_L 0x0038 173*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID4_H 0x0039 174*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID5_L 0x003A 175*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID5_H 0x003B 176*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID6_L 0x003C 177*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID6_H 0x003D 178*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID7_L 0x003E 179*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID7_H 0x003F 180*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID8_L 0x0040 181*53ee8cc1Swenshuai.xi #define REG_EMM_DATA_ID8_H 0x0041 182*53ee8cc1Swenshuai.xi 183*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID4_L 0x0042 184*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID4_H 0x0043 185*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID5_L 0x0044 186*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID5_H 0x0045 187*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID6_L 0x0046 188*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID6_H 0x0047 189*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID7_L 0x0048 190*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID7_H 0x0049 191*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID8_L 0x004A 192*53ee8cc1Swenshuai.xi #define REG_EMM_MASK_ID8_H 0x004B 193*53ee8cc1Swenshuai.xi 194*53ee8cc1Swenshuai.xi #define REG_EMM_CTRL_ID 0x004C 195*53ee8cc1Swenshuai.xi #define REG_EMM_CTRL_MAX 0x3 196*53ee8cc1Swenshuai.xi #define REG_EMM_IRD_MAX 0x8 197*53ee8cc1Swenshuai.xi 198*53ee8cc1Swenshuai.xi #define REG_EMM_INT_STAT 0x004D 199*53ee8cc1Swenshuai.xi #define EMM_RECIEVE_ACT 0x10 200*53ee8cc1Swenshuai.xi 201*53ee8cc1Swenshuai.xi #define REG_EMM_RESET 0x004E 202*53ee8cc1Swenshuai.xi #define EMM_RESET_UNLOCK 0x1 203*53ee8cc1Swenshuai.xi 204*53ee8cc1Swenshuai.xi 205*53ee8cc1Swenshuai.xi #define REG_EMM_CTRL0_L 0x0051 206*53ee8cc1Swenshuai.xi #define EMM_PACKET256_EN __BIT0 207*53ee8cc1Swenshuai.xi #define EMM_PVR_EN __BIT1 208*53ee8cc1Swenshuai.xi #define EMM_CLR_PVR_OVERFLOW __BIT2 209*53ee8cc1Swenshuai.xi #define EMM_DMA_FLUSH_EN __BIT3 210*53ee8cc1Swenshuai.xi #define EMM_FORCE_SYNC_EN __BIT4 211*53ee8cc1Swenshuai.xi #define EMM_FW_FILEIN __BITC 212*53ee8cc1Swenshuai.xi #define EMM_FLT_BYPASS __BITF 213*53ee8cc1Swenshuai.xi 214*53ee8cc1Swenshuai.xi #define REG_EMM_CTRL0_H 0x0052 215*53ee8cc1Swenshuai.xi 216*53ee8cc1Swenshuai.xi #define REG_EMM_GENERAL_CTRL_L 0x0059 217*53ee8cc1Swenshuai.xi #define EMM_TS_INPUT_SELECT BMASK(1:0) 218*53ee8cc1Swenshuai.xi #define EMM_FIRST_4_BYTES __BIT2 219*53ee8cc1Swenshuai.xi #define EMM_VERSION_NUMBER BMASK(11:4) 220*53ee8cc1Swenshuai.xi 221*53ee8cc1Swenshuai.xi 222*53ee8cc1Swenshuai.xi #define REG_EMM_GENERAL_CTRL_H 0x005A 223*53ee8cc1Swenshuai.xi #define EMM_IGNORE_TS_INPUT __BITF 224*53ee8cc1Swenshuai.xi 225*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_EN 0x005B 226*53ee8cc1Swenshuai.xi #define EMM_PINGPONG_EN __BIT0 227*53ee8cc1Swenshuai.xi #define EMM_STR2MIU_EN __BIT1 228*53ee8cc1Swenshuai.xi #define EMM_STR2MIU_RST_WADR __BIT2 229*53ee8cc1Swenshuai.xi #define EMM_STR2MIU_DATA_SWAP __BIT3 230*53ee8cc1Swenshuai.xi #define EMM_STR2MIU_BIT_ORDER __BIT4 231*53ee8cc1Swenshuai.xi #define EMM_STR2MIU_PAUSE __BIT5 232*53ee8cc1Swenshuai.xi #define EMM_SKIP_ADDR_EN __BIT6 233*53ee8cc1Swenshuai.xi 234*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_HEAD1_L 0x005C 235*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_HEAD1_H 0x005D 236*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_TAIL1_L 0x005E 237*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_TAIL1_H 0x005F 238*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_MID1_L 0x0060 239*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_MID1_H 0x0061 240*53ee8cc1Swenshuai.xi 241*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_HEAD2_L 0x0062 242*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_HEAD2_H 0x0063 243*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_TAIL2_L 0x0064 244*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_TAIL2_H 0x0065 245*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_MID2_L 0x0066 246*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_MID2_H 0x0067 247*53ee8cc1Swenshuai.xi 248*53ee8cc1Swenshuai.xi 249*53ee8cc1Swenshuai.xi #define REG_EMM_STR2MIU_CTRL 0x0068 250*53ee8cc1Swenshuai.xi #define REG_STR_OVER_CTRL __BIT0 251*53ee8cc1Swenshuai.xi #define REG_MIU_HIGH_PRI __BIT1 252*53ee8cc1Swenshuai.xi #define REG_WADR_PROTECT_EN __BIT2 253*53ee8cc1Swenshuai.xi #define REG_MI2STR_WD_EN __BIT3 254*53ee8cc1Swenshuai.xi #define REG_LAST_STR_WD_EN __BIT4 255*53ee8cc1Swenshuai.xi #define REG_STR2MI_WP_LD __BIT5 256*53ee8cc1Swenshuai.xi #define REG_PKT192_EN __BIT6 257*53ee8cc1Swenshuai.xi #define REG_LPCR1_WLD __BIT7 258*53ee8cc1Swenshuai.xi #define REG_BURST_LEN (__BIT8 | __BIT9) 259*53ee8cc1Swenshuai.xi #define REG_RECORD_AT_SYNC_DIS __BITA 260*53ee8cc1Swenshuai.xi 261*53ee8cc1Swenshuai.xi 262*53ee8cc1Swenshuai.xi #define REG_EMM_LPCR1_BUF_L 0x0069 263*53ee8cc1Swenshuai.xi #define REG_EMM_LPCR1_BUF_H 0x006A 264*53ee8cc1Swenshuai.xi 265*53ee8cc1Swenshuai.xi #define REG_EMM_TS_IF2_CTRL 0x0070 266*53ee8cc1Swenshuai.xi #define REG_TS_IF2_EN __BIT0 267*53ee8cc1Swenshuai.xi #define REG_TS_DATA2_SWAP __BIT1 268*53ee8cc1Swenshuai.xi #define REG_SIM_C0_CONFIG __BIT2 269*53ee8cc1Swenshuai.xi #define REG_SIM_C1_CONFIG __BIT3 270*53ee8cc1Swenshuai.xi #define REG_FORCE_SYNCBYTE __BIT4 271*53ee8cc1Swenshuai.xi #define REG_P_SEL2 __BIT5 272*53ee8cc1Swenshuai.xi #define REG_EXT_SYNC_SEL2 __BIT6 273*53ee8cc1Swenshuai.xi #define REG_DATA_CHK_2T __BIT7 274*53ee8cc1Swenshuai.xi #define REG_EMM_DGB_SEL (__BIT8 | __BIT9 | __BITA | __BITB) 275*53ee8cc1Swenshuai.xi #define REG_SERIAL_EXT_SYNC_1T __BITC 276*53ee8cc1Swenshuai.xi #define REG_SW_RSTS __BITF 277*53ee8cc1Swenshuai.xi 278*53ee8cc1Swenshuai.xi #define REG_EMM_SYNC_BYTES 0x0071 279*53ee8cc1Swenshuai.xi #define REG_SYNC_BYTES BYTE0 280*53ee8cc1Swenshuai.xi #define REG_PKT_CHK_SIZE2 BYTE1 281*53ee8cc1Swenshuai.xi 282*53ee8cc1Swenshuai.xi #define REG_EMM_TS_IF2_DEBUG_L 0x0072 283*53ee8cc1Swenshuai.xi #define REG_EMM_TS_IF2_DEBUG_H 0x0073 284*53ee8cc1Swenshuai.xi 285*53ee8cc1Swenshuai.xi #define REG_EMM_TSIF_LOCKED_CNT_STATUS 0x0074 286*53ee8cc1Swenshuai.xi #define REG_TSIF_LOCKED_CNT_INC __BIT0 287*53ee8cc1Swenshuai.xi #define REG_TSIF_LOSE_LOCKED_CNT_INC __BIT1 288*53ee8cc1Swenshuai.xi 289*53ee8cc1Swenshuai.xi #define REG_EMM_PACKET_CNT 0x0076 290*53ee8cc1Swenshuai.xi 291*53ee8cc1Swenshuai.xi #define REG_EMM_HW_CONFIG0 0x007C 292*53ee8cc1Swenshuai.xi 293*53ee8cc1Swenshuai.xi #endif //_REGEMMFLT_H_ 294*53ee8cc1Swenshuai.xi 295