1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi // such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi // third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any
38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi // parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi // ("Services").
52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi // or otherwise:
58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi // with the said Rules.
72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi // be English.
74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2015-2020 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi
95*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi // file halTSP_tee.c
97*53ee8cc1Swenshuai.xi // @brief Transport Stream Processer (TSP) HAL
98*53ee8cc1Swenshuai.xi // @author MStar Semiconductor,Inc.
99*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
100*53ee8cc1Swenshuai.xi #include "regTSP_tee.h"
101*53ee8cc1Swenshuai.xi #include "halTSP_tee.h"
102*53ee8cc1Swenshuai.xi
103*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
104*53ee8cc1Swenshuai.xi // Driver Compiler Option
105*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi
107*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
108*53ee8cc1Swenshuai.xi // TSP Hardware Abstraction Layer
109*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
110*53ee8cc1Swenshuai.xi static MS_VIRT _virtRegBase = 0;
111*53ee8cc1Swenshuai.xi
112*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
113*53ee8cc1Swenshuai.xi // Macro of bit operations
114*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
115*53ee8cc1Swenshuai.xi #define TSP_TSP0_REG(addr) (*((volatile MS_U16*)(_virtRegBase + 0x2A00 + ((addr)<<2))))
116*53ee8cc1Swenshuai.xi #define TSP_TSP1_REG(addr) (*((volatile MS_U16*)(_virtRegBase + 0x2C00 + ((addr)<<2))))
117*53ee8cc1Swenshuai.xi #define TSP_MMFI_REG(addr) (*((volatile MS_U16*)(_virtRegBase + 0x3800 + ((addr)<<2))))
118*53ee8cc1Swenshuai.xi
119*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
120*53ee8cc1Swenshuai.xi // Forward declaration
121*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
122*53ee8cc1Swenshuai.xi
123*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
124*53ee8cc1Swenshuai.xi // Implementation
125*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
HAL_TSP_Tee_SetBank(MS_VIRT virtBankAddr)126*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_SetBank(MS_VIRT virtBankAddr)
127*53ee8cc1Swenshuai.xi {
128*53ee8cc1Swenshuai.xi _virtRegBase = virtBankAddr;
129*53ee8cc1Swenshuai.xi
130*53ee8cc1Swenshuai.xi return TRUE;
131*53ee8cc1Swenshuai.xi }
132*53ee8cc1Swenshuai.xi
HAL_TSP_Tee_Set_FWBuf(MS_PHY phyAddr,MS_U32 u32Size)133*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_Set_FWBuf(MS_PHY phyAddr, MS_U32 u32Size)
134*53ee8cc1Swenshuai.xi {
135*53ee8cc1Swenshuai.xi MS_U32 u32FwAddr = ((MS_U32)phyAddr >> MIU_BUS) >> TSP_DNLD_ADDR_ALI_SHIFT;
136*53ee8cc1Swenshuai.xi MS_U32 u32FwSize = TSP_QMEM_SIZES;
137*53ee8cc1Swenshuai.xi
138*53ee8cc1Swenshuai.xi //printf("[%s][%d] u32FwAddr %x, u32FwSize %x \n", __FUNCTION__, __LINE__, (int)u32FwAddr, (int)u32FwSize);
139*53ee8cc1Swenshuai.xi
140*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_FW_DMA_ADDR_L) = ((MS_U16)u32FwAddr) & 0xFFFF;
141*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_FW_DMA_ADDR_H) = (MS_U16)(u32FwAddr >> 16) & TSP_FW_DMA_ADDR_H_MASK;
142*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_FW_DMA_NUM) = (MS_U16)u32FwSize;
143*53ee8cc1Swenshuai.xi
144*53ee8cc1Swenshuai.xi //lock down register
145*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_ONEWAY) = TSP_TSP1_REG(REG_TSP1_ONEWAY) | TSP_FW_ONEWAY;
146*53ee8cc1Swenshuai.xi
147*53ee8cc1Swenshuai.xi return TRUE;
148*53ee8cc1Swenshuai.xi }
149*53ee8cc1Swenshuai.xi
HAL_TSP_Tee_Set_VQBuf(MS_PHY phyAddr,MS_U32 u32Size)150*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_Set_VQBuf(MS_PHY phyAddr, MS_U32 u32Size)
151*53ee8cc1Swenshuai.xi {
152*53ee8cc1Swenshuai.xi MS_U32 u32VQSize = 0, u32UnitSize = 0;
153*53ee8cc1Swenshuai.xi MS_PHY phyVQBufStart = phyAddr, phyMiuAddr = 0;
154*53ee8cc1Swenshuai.xi MS_U8 u8ii = 0;
155*53ee8cc1Swenshuai.xi
156*53ee8cc1Swenshuai.xi u32VQSize = ((u32Size >> MIU_BUS) / TSP_VQ_NUM) << MIU_BUS; //miu alignment
157*53ee8cc1Swenshuai.xi u32UnitSize = u32VQSize / TSP_VQ_PITCH;
158*53ee8cc1Swenshuai.xi
159*53ee8cc1Swenshuai.xi //printf("[%s][%d] phyAddr %x, u32Size %x \n", __FUNCTION__, __LINE__, (int)phyAddr, (int)u32Size);
160*53ee8cc1Swenshuai.xi for(u8ii = 0; u8ii < TSP_VQ_NUM; u8ii++)
161*53ee8cc1Swenshuai.xi {
162*53ee8cc1Swenshuai.xi phyMiuAddr = phyVQBufStart >> MIU_BUS;
163*53ee8cc1Swenshuai.xi if(u8ii == 0)
164*53ee8cc1Swenshuai.xi {
165*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ0_BASE_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
166*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ0_BASE_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
167*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ0_SIZE) = (MS_U16)(u32UnitSize & 0xFFFF);
168*53ee8cc1Swenshuai.xi }
169*53ee8cc1Swenshuai.xi else if(u8ii == 1)
170*53ee8cc1Swenshuai.xi {
171*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ1_BASE_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
172*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ1_BASE_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
173*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ1_SIZE) = (MS_U16)(u32UnitSize & 0xFFFF);
174*53ee8cc1Swenshuai.xi }
175*53ee8cc1Swenshuai.xi else if(u8ii == 2)
176*53ee8cc1Swenshuai.xi {
177*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ2_BASE_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
178*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ2_BASE_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
179*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ2_SIZE) = (MS_U16)(u32UnitSize & 0xFFFF);
180*53ee8cc1Swenshuai.xi }
181*53ee8cc1Swenshuai.xi else if(u8ii == 3)
182*53ee8cc1Swenshuai.xi {
183*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ3_BASE_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
184*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ3_BASE_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
185*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_VQ3_SIZE) = (MS_U16)(u32UnitSize & 0xFFFF);
186*53ee8cc1Swenshuai.xi }
187*53ee8cc1Swenshuai.xi
188*53ee8cc1Swenshuai.xi phyVQBufStart += u32VQSize;
189*53ee8cc1Swenshuai.xi }
190*53ee8cc1Swenshuai.xi
191*53ee8cc1Swenshuai.xi return TRUE;
192*53ee8cc1Swenshuai.xi
193*53ee8cc1Swenshuai.xi }
194*53ee8cc1Swenshuai.xi
HAL_TSP_Tee_Set_PvrBuf(MS_U8 u8PvrId,MS_PHY phyAddr0,MS_U32 u32Size0,MS_PHY phyAddr1,MS_U32 u32Size1)195*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_Set_PvrBuf(MS_U8 u8PvrId, MS_PHY phyAddr0, MS_U32 u32Size0, MS_PHY phyAddr1, MS_U32 u32Size1)
196*53ee8cc1Swenshuai.xi {
197*53ee8cc1Swenshuai.xi MS_PHY phyEnd = phyAddr0 + u32Size0;
198*53ee8cc1Swenshuai.xi MS_PHY phyMiuAddr = 0;
199*53ee8cc1Swenshuai.xi
200*53ee8cc1Swenshuai.xi if(u8PvrId == 0)
201*53ee8cc1Swenshuai.xi {
202*53ee8cc1Swenshuai.xi phyMiuAddr = phyAddr0 >> MIU_BUS;
203*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_HEAD1_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
204*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_HEAD1_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
205*53ee8cc1Swenshuai.xi phyMiuAddr = phyEnd >> MIU_BUS;
206*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_TAIL1_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
207*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_TAIL1_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
208*53ee8cc1Swenshuai.xi phyEnd = phyAddr1 + u32Size1;
209*53ee8cc1Swenshuai.xi phyMiuAddr = phyAddr1 >> MIU_BUS;
210*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_HEAD2_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
211*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_HEAD2_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
212*53ee8cc1Swenshuai.xi phyMiuAddr = phyEnd >> MIU_BUS;
213*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_TAIL2_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
214*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR_TAIL2_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
215*53ee8cc1Swenshuai.xi }
216*53ee8cc1Swenshuai.xi else if(u8PvrId == 1)
217*53ee8cc1Swenshuai.xi {
218*53ee8cc1Swenshuai.xi phyMiuAddr = phyAddr0 >> MIU_BUS;
219*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_HEAD1_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
220*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_HEAD1_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
221*53ee8cc1Swenshuai.xi phyMiuAddr = phyEnd >> MIU_BUS;
222*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_TAIL1_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
223*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_TAIL1_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
224*53ee8cc1Swenshuai.xi phyEnd = phyAddr1 + u32Size1;
225*53ee8cc1Swenshuai.xi phyMiuAddr = phyAddr1 >> MIU_BUS;
226*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_HEAD2_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
227*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_HEAD2_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
228*53ee8cc1Swenshuai.xi phyMiuAddr = phyEnd >> MIU_BUS;
229*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_TAIL2_L) = (MS_U16)(phyMiuAddr & 0xFFFF);
230*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_PVR1_TAIL2_H) = (MS_U16)((phyMiuAddr >> 16) & 0xFFFF);
231*53ee8cc1Swenshuai.xi }
232*53ee8cc1Swenshuai.xi else
233*53ee8cc1Swenshuai.xi {
234*53ee8cc1Swenshuai.xi return FALSE;
235*53ee8cc1Swenshuai.xi }
236*53ee8cc1Swenshuai.xi
237*53ee8cc1Swenshuai.xi return TRUE;
238*53ee8cc1Swenshuai.xi }
239*53ee8cc1Swenshuai.xi
HAL_TSP_Tee_Get_PVRWriteAddr(MS_U8 u8PvrId,MS_PHY * pphyAddr)240*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_Get_PVRWriteAddr(MS_U8 u8PvrId, MS_PHY *pphyAddr)
241*53ee8cc1Swenshuai.xi {
242*53ee8cc1Swenshuai.xi MS_U16 u16addr = 0;
243*53ee8cc1Swenshuai.xi
244*53ee8cc1Swenshuai.xi *pphyAddr = 0;
245*53ee8cc1Swenshuai.xi
246*53ee8cc1Swenshuai.xi if(u8PvrId >= TSP_PVR_ENG_NUM)
247*53ee8cc1Swenshuai.xi return FALSE;
248*53ee8cc1Swenshuai.xi
249*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_PVR_CFG) = TSP_TSP1_REG(REG_TSP1_PVR_CFG) & ~REG_TSP1_CH_BW_WP_LD;
250*53ee8cc1Swenshuai.xi if(u8PvrId == 0)
251*53ee8cc1Swenshuai.xi {
252*53ee8cc1Swenshuai.xi u16addr = TSP_TSP0_REG(REG_TSP0_PVR_MID1_L);
253*53ee8cc1Swenshuai.xi *pphyAddr = ((MS_U32)u16addr) & 0xFFFF;
254*53ee8cc1Swenshuai.xi u16addr = TSP_TSP0_REG(REG_TSP0_PVR_MID1_H);
255*53ee8cc1Swenshuai.xi *pphyAddr += ((((MS_U32)u16addr) << 16) & 0xFFFF0000);
256*53ee8cc1Swenshuai.xi *pphyAddr <<= MIU_BUS;
257*53ee8cc1Swenshuai.xi }
258*53ee8cc1Swenshuai.xi else if(u8PvrId == 1)
259*53ee8cc1Swenshuai.xi {
260*53ee8cc1Swenshuai.xi u16addr = TSP_TSP0_REG(REG_TSP0_PVR1_MID1_L);
261*53ee8cc1Swenshuai.xi *pphyAddr = ((MS_U32)u16addr) & 0xFFFF;
262*53ee8cc1Swenshuai.xi u16addr = TSP_TSP0_REG(REG_TSP0_PVR1_MID1_H);
263*53ee8cc1Swenshuai.xi *pphyAddr += ((((MS_U32)u16addr) << 16) & 0xFFFF0000);
264*53ee8cc1Swenshuai.xi *pphyAddr <<= MIU_BUS;
265*53ee8cc1Swenshuai.xi }
266*53ee8cc1Swenshuai.xi TSP_TSP1_REG(REG_TSP1_PVR_CFG) = TSP_TSP1_REG(REG_TSP1_PVR_CFG) | REG_TSP1_CH_BW_WP_LD;
267*53ee8cc1Swenshuai.xi
268*53ee8cc1Swenshuai.xi return TRUE;
269*53ee8cc1Swenshuai.xi }
270*53ee8cc1Swenshuai.xi
HAL_TSP_Tee_Set_FileinBuf(MS_U8 u8EngId,MS_PHY phyAddr,MS_U32 u32Size)271*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_Set_FileinBuf(MS_U8 u8EngId, MS_PHY phyAddr, MS_U32 u32Size)
272*53ee8cc1Swenshuai.xi {
273*53ee8cc1Swenshuai.xi switch(u8EngId)
274*53ee8cc1Swenshuai.xi {
275*53ee8cc1Swenshuai.xi case 0:
276*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_FILE_ADDR_L) = (MS_U16)(phyAddr & 0xFFFF);
277*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_FILE_ADDR_H) = (MS_U16)((phyAddr >> 16) & 0xFFFF);
278*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_FILE_SIZE_L) = (MS_U16)(u32Size & 0xFFFF);
279*53ee8cc1Swenshuai.xi TSP_TSP0_REG(REG_TSP0_FILE_SIZE_H) = (MS_U16)((u32Size >> 16) & 0xFFFF);
280*53ee8cc1Swenshuai.xi break;
281*53ee8cc1Swenshuai.xi case 1:
282*53ee8cc1Swenshuai.xi case 2:
283*53ee8cc1Swenshuai.xi return HAL_TSP_Tee_Set_MMFIBuf(u8EngId-1, phyAddr, u32Size);
284*53ee8cc1Swenshuai.xi default:
285*53ee8cc1Swenshuai.xi return FALSE;
286*53ee8cc1Swenshuai.xi }
287*53ee8cc1Swenshuai.xi
288*53ee8cc1Swenshuai.xi return TRUE;
289*53ee8cc1Swenshuai.xi }
290*53ee8cc1Swenshuai.xi
HAL_TSP_Tee_Set_MMFIBuf(MS_U8 u8Id,MS_PHY phyAddr,MS_U32 u32Size)291*53ee8cc1Swenshuai.xi MS_BOOL HAL_TSP_Tee_Set_MMFIBuf(MS_U8 u8Id, MS_PHY phyAddr, MS_U32 u32Size)
292*53ee8cc1Swenshuai.xi {
293*53ee8cc1Swenshuai.xi switch(u8Id)
294*53ee8cc1Swenshuai.xi {
295*53ee8cc1Swenshuai.xi case 0:
296*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI_FILE_ADDR_L) = (MS_U16)(phyAddr & 0xFFFF);
297*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI_FILE_ADDR_H) = (MS_U16)((phyAddr >> 16) & 0xFFFF);
298*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI_FILE_SIZE_L) = (MS_U16)(u32Size & 0xFFFF);
299*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI_FILE_SIZE_H) = (MS_U16)((u32Size >> 16) & 0xFFFF);
300*53ee8cc1Swenshuai.xi break;
301*53ee8cc1Swenshuai.xi case 1:
302*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI1_FILE_ADDR_L) = (MS_U16)(phyAddr & 0xFFFF);
303*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI1_FILE_ADDR_H) = (MS_U16)((phyAddr >> 16) & 0xFFFF);
304*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI1_FILE_SIZE_L) = (MS_U16)(u32Size & 0xFFFF);
305*53ee8cc1Swenshuai.xi TSP_MMFI_REG(REG_MMFI1_FILE_SIZE_H) = (MS_U16)((u32Size >> 16) & 0xFFFF);
306*53ee8cc1Swenshuai.xi break;
307*53ee8cc1Swenshuai.xi default:
308*53ee8cc1Swenshuai.xi return FALSE;
309*53ee8cc1Swenshuai.xi }
310*53ee8cc1Swenshuai.xi
311*53ee8cc1Swenshuai.xi return TRUE;
312*53ee8cc1Swenshuai.xi }
313