xref: /utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/regSTC.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2011-2013 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi //
97*53ee8cc1Swenshuai.xi //  File name: regSTC.h
98*53ee8cc1Swenshuai.xi //  Description: TSP STC/PCR Register Definition
99*53ee8cc1Swenshuai.xi //
100*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _REG_STC_H_
103*53ee8cc1Swenshuai.xi #define _REG_STC_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi //  Abbreviation
107*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
108*53ee8cc1Swenshuai.xi // Addr                             Address
109*53ee8cc1Swenshuai.xi // Buf                              Buffer
110*53ee8cc1Swenshuai.xi // Clr                              Clear
111*53ee8cc1Swenshuai.xi // CmdQ                             Command queue
112*53ee8cc1Swenshuai.xi // Cnt                              Count
113*53ee8cc1Swenshuai.xi // Ctrl                             Control
114*53ee8cc1Swenshuai.xi // Flt                              Filter
115*53ee8cc1Swenshuai.xi // Hw                               Hardware
116*53ee8cc1Swenshuai.xi // Int                              Interrupt
117*53ee8cc1Swenshuai.xi // Len                              Length
118*53ee8cc1Swenshuai.xi // Ovfw                             Overflow
119*53ee8cc1Swenshuai.xi // Pkt                              Packet
120*53ee8cc1Swenshuai.xi // Rec                              Record
121*53ee8cc1Swenshuai.xi // Recv                             Receive
122*53ee8cc1Swenshuai.xi // Rmn                              Remain
123*53ee8cc1Swenshuai.xi // Reg                              Register
124*53ee8cc1Swenshuai.xi // Req                              Request
125*53ee8cc1Swenshuai.xi // Rst                              Reset
126*53ee8cc1Swenshuai.xi // Scmb                             Scramble
127*53ee8cc1Swenshuai.xi // Sec                              Section
128*53ee8cc1Swenshuai.xi // Stat                             Status
129*53ee8cc1Swenshuai.xi // Sw                               Software
130*53ee8cc1Swenshuai.xi // Ts                               Transport Stream
131*53ee8cc1Swenshuai.xi // MMFI                             Multi Media File In
132*53ee8cc1Swenshuai.xi 
133*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
134*53ee8cc1Swenshuai.xi //  Global Definition
135*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
136*53ee8cc1Swenshuai.xi 
137*53ee8cc1Swenshuai.xi 
138*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
139*53ee8cc1Swenshuai.xi //  Harware Capability
140*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
141*53ee8cc1Swenshuai.xi 
142*53ee8cc1Swenshuai.xi 
143*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
144*53ee8cc1Swenshuai.xi //  Type and Structure
145*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
146*53ee8cc1Swenshuai.xi 
147*53ee8cc1Swenshuai.xi typedef struct _REG_STC_64
148*53ee8cc1Swenshuai.xi {
149*53ee8cc1Swenshuai.xi     REG32       STC_L;
150*53ee8cc1Swenshuai.xi     REG32       STC_H;
151*53ee8cc1Swenshuai.xi } REG_STC_64;
152*53ee8cc1Swenshuai.xi 
153*53ee8cc1Swenshuai.xi typedef struct _REG_STC_ENG_Ctrl // STC (Bank:0x300E)
154*53ee8cc1Swenshuai.xi {
155*53ee8cc1Swenshuai.xi     // reg_pcr64_0_riu @ tsp0 bank h'7 ~ h'A
156*53ee8cc1Swenshuai.xi     // reg_pcr64_1_riu @ tsp1 bank h'10 ~ h'13
157*53ee8cc1Swenshuai.xi     REG_STC_64  CFG_STC_00_17[6];                                               // reg_pcr64_2_riu ~ reg_pcr64_7_riu
158*53ee8cc1Swenshuai.xi 
159*53ee8cc1Swenshuai.xi     REG16       CFG_STC_18;                                                     // reserved
160*53ee8cc1Swenshuai.xi 
161*53ee8cc1Swenshuai.xi     // @NOTE: STC0_CONFIG & STC1_CONFIG is controlled by TSP HW ,
162*53ee8cc1Swenshuai.xi     //        no need riu fields...
163*53ee8cc1Swenshuai.xi     REG32       CFG_STC_19_1A;
164*53ee8cc1Swenshuai.xi         #define CFG_STC_19_1A_REG_SET_BASE_STC                                  0x00000001
165*53ee8cc1Swenshuai.xi         #define CFG_STC_19_1A_REG_STC_ENABLE                                    0x00000002
166*53ee8cc1Swenshuai.xi         #define CFG_STC_19_1A_REG_STC_LD                                        0x00000004
167*53ee8cc1Swenshuai.xi 
168*53ee8cc1Swenshuai.xi } REG_STC_ENG_Ctrl;
169*53ee8cc1Swenshuai.xi 
170*53ee8cc1Swenshuai.xi // PCR (Bank:0x300E)
171*53ee8cc1Swenshuai.xi // [Eng    , Offset]
172*53ee8cc1Swenshuai.xi // HW PCR0 , h'20 ~ h'27
173*53ee8cc1Swenshuai.xi // HW PCR1 , h'28 ~ h'2F
174*53ee8cc1Swenshuai.xi // HW PCR2 , h'30 ~ h'38
175*53ee8cc1Swenshuai.xi // HW PCR3 , h'38 ~ h'3f
176*53ee8cc1Swenshuai.xi // HW PCR4 , h'40 ~ h'48
177*53ee8cc1Swenshuai.xi // HW PCR5 , h'48 ~ h'4F
178*53ee8cc1Swenshuai.xi // HW PCR6 , h'50 ~ h'58
179*53ee8cc1Swenshuai.xi // HW PCR7 , h'58 ~ h'5F
180*53ee8cc1Swenshuai.xi typedef struct _REG_PCR_ENG_Ctrl
181*53ee8cc1Swenshuai.xi {
182*53ee8cc1Swenshuai.xi     REG16       CFG_PCR_00;
183*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_PCR_SRC_MASK                                     0x000F
184*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_PCR_SRC_SHIFT                                    0
185*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_TEI_SKIP_PKT_PCR                                 0x0010
186*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_PCR_RESET                                        0x0020
187*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_PCR_READ                                         0x0040
188*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_DSS_ENABLE                                       0x0080
189*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_SKIP_PVR_RUSH_DATA                               0x0100
190*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_PCR_CONFIG_MASK                                  0xFE00
191*53ee8cc1Swenshuai.xi         #define CFG_PCR_00_REG_PCR_CONFIG_SHIFT                                 9
192*53ee8cc1Swenshuai.xi 
193*53ee8cc1Swenshuai.xi     REG32       CFG_PCR_01_02;                                                  // reg_pidflt_pcr
194*53ee8cc1Swenshuai.xi         #define CFG_PCR_01_02_REG_PIDFLT_PCR_PID_MASK                           0x00001FFF
195*53ee8cc1Swenshuai.xi         #define CFG_PCR_01_02_REG_PIDFLT_PCR_PID_SHIFT                          0
196*53ee8cc1Swenshuai.xi         #define CFG_PCR_01_02_REG_PIDFLT_PCR_ENPCR                              0x00008000
197*53ee8cc1Swenshuai.xi         #define CFG_PCR_01_02_REG_PIDFLT_PCR_SOURCE_MASK                        0x003F0000
198*53ee8cc1Swenshuai.xi         #define CFG_PCR_01_02_REG_PIDFLT_PCR_SOURCE_SHIFT                       16
199*53ee8cc1Swenshuai.xi 
200*53ee8cc1Swenshuai.xi     REG32       CFG_PCR_03_04;                                                  // reg_pcr_valid ([31:0])
201*53ee8cc1Swenshuai.xi 
202*53ee8cc1Swenshuai.xi     REG16       CFG_PCR_05;                                                     // reg_pcr_valid ([32]) , reg_pcr_valid_ext
203*53ee8cc1Swenshuai.xi         #define CFG_PCR_05_REG_PCR_VALID_BIT32_MASK                             0x0001
204*53ee8cc1Swenshuai.xi         #define CFG_PCR_05_REG_PCR_VALID_EXT_MASK                               0x03FE
205*53ee8cc1Swenshuai.xi         #define CFG_PCR_05_REG_PCR_VALID_EXT_SHIFT                              1
206*53ee8cc1Swenshuai.xi 
207*53ee8cc1Swenshuai.xi     REG32       CFG_PCR_06_07;                                                  // reserved
208*53ee8cc1Swenshuai.xi 
209*53ee8cc1Swenshuai.xi } REG_PCR_ENG_Ctrl;
210*53ee8cc1Swenshuai.xi 
211*53ee8cc1Swenshuai.xi #endif // _REG_STC_H_
212