xref: /utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/regFILE.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2011-2013 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi //
97*53ee8cc1Swenshuai.xi //  File name: regFILE.h
98*53ee8cc1Swenshuai.xi //  Description: TSP File-in Register Definition
99*53ee8cc1Swenshuai.xi //
100*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _REG_FILE_H_
103*53ee8cc1Swenshuai.xi #define _REG_FILE_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi //  Abbreviation
107*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
108*53ee8cc1Swenshuai.xi // Addr                             Address
109*53ee8cc1Swenshuai.xi // Buf                              Buffer
110*53ee8cc1Swenshuai.xi // Clr                              Clear
111*53ee8cc1Swenshuai.xi // CmdQ                             Command queue
112*53ee8cc1Swenshuai.xi // Cnt                              Count
113*53ee8cc1Swenshuai.xi // Ctrl                             Control
114*53ee8cc1Swenshuai.xi // Flt                              Filter
115*53ee8cc1Swenshuai.xi // Hw                               Hardware
116*53ee8cc1Swenshuai.xi // Int                              Interrupt
117*53ee8cc1Swenshuai.xi // Len                              Length
118*53ee8cc1Swenshuai.xi // Ovfw                             Overflow
119*53ee8cc1Swenshuai.xi // Pkt                              Packet
120*53ee8cc1Swenshuai.xi // Rec                              Record
121*53ee8cc1Swenshuai.xi // Recv                             Receive
122*53ee8cc1Swenshuai.xi // Rmn                              Remain
123*53ee8cc1Swenshuai.xi // Reg                              Register
124*53ee8cc1Swenshuai.xi // Req                              Request
125*53ee8cc1Swenshuai.xi // Rst                              Reset
126*53ee8cc1Swenshuai.xi // Scmb                             Scramble
127*53ee8cc1Swenshuai.xi // Sec                              Section
128*53ee8cc1Swenshuai.xi // Stat                             Status
129*53ee8cc1Swenshuai.xi // Sw                               Software
130*53ee8cc1Swenshuai.xi // Ts                               Transport Stream
131*53ee8cc1Swenshuai.xi // MMFI                             Multi Media File In
132*53ee8cc1Swenshuai.xi 
133*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
134*53ee8cc1Swenshuai.xi //  Global Definition
135*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
136*53ee8cc1Swenshuai.xi 
137*53ee8cc1Swenshuai.xi 
138*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
139*53ee8cc1Swenshuai.xi //  Harware Capability
140*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
141*53ee8cc1Swenshuai.xi 
142*53ee8cc1Swenshuai.xi 
143*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
144*53ee8cc1Swenshuai.xi //  Type and Structure
145*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
146*53ee8cc1Swenshuai.xi 
147*53ee8cc1Swenshuai.xi typedef struct _REG_FILE_ENG_Ctrl // FILE (Bank:0x1611 , 0x1627)
148*53ee8cc1Swenshuai.xi {
149*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_00;
150*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_TSP_FILE_IN                                     0x0001
151*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_MEM_TS_DATA_ENDIAN                              0x0002
152*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_TSP_FILE_SEGMENT                                0x0004
153*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_FILEIN_RADDR_READ                               0x0008
154*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_MEM_TS_W_ORDER                                  0x0010
155*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_DIS_MIU_RQ                                      0x0020
156*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_RST_TS_FIN                                      0x0040
157*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_RST_FILEIN_TSIF                                 0x0080
158*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_RST_CMDQ_FILEIN                                 0x0100
159*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_WB_RST_FILEIN                                   0x0200
160*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_RST_WB_DMA_FILEIN                               0x0400
161*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_FILE2MI_PRI                                     0x0800
162*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_RST_READ_DMA                                    0x1000
163*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_LPCR2_LOAD                                      0x2000
164*53ee8cc1Swenshuai.xi         #define CFG_FILE_00_REG_WB_FSM_RESET                                    0x4000
165*53ee8cc1Swenshuai.xi 
166*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_01;
167*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_TIMER_EN                                        0x0002
168*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_PKT192_EN                                       0x0004
169*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_PKT192_BLK_DISABLE                              0x0008
170*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_LPCR2_WLD                                       0x0010
171*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_TS_DATA_PORT_SEL                                0x0020
172*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_LPCR_FREG_27M_90K                               0x0040
173*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_TSP_FILEIN_ABORT                                0x0080
174*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_DISABLE_FILEIN_ADDR_LEN_BY_TEE                  0x0100
175*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_PS_MODE_BLOCK                                   0x0200
176*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_TSIF_PAUSE                                      0x0400
177*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_DISABLE_STREAM_ID_CHK_FOR_NAGRA_DONGLE          0x0800
178*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_FILTER_STREAM_ID_0_TO_1F_FOR_NAGRA_DONGLE       0x1000
179*53ee8cc1Swenshuai.xi         #define CFG_FILE_01_REG_INCR_PERFORMANCE_ENABLE                         0x2000
180*53ee8cc1Swenshuai.xi 
181*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_02_03;                                                 // reg_tsp_filein_raddr_tsif
182*53ee8cc1Swenshuai.xi 
183*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_04_05;                                                 // reg_tsp_filein_rnum_tsif
184*53ee8cc1Swenshuai.xi 
185*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_06;                                                    // reg_tsp_filein_ctrl_tsif
186*53ee8cc1Swenshuai.xi         #define CFG_FILE_06_REG_FILEIN_RSTART                                   0x0001
187*53ee8cc1Swenshuai.xi         #define CFG_FILE_06_REG_FILEIN_DONE                                     0x0002
188*53ee8cc1Swenshuai.xi         #define CFG_FILE_06_REG_FILEIN_INIT_TRUST                               0x0004
189*53ee8cc1Swenshuai.xi         #define CFG_FILE_06_REG_FILEIN_ABORT                                    0x0010
190*53ee8cc1Swenshuai.xi 
191*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_07;
192*53ee8cc1Swenshuai.xi         #define CFG_FILE_07_CMD_WR_CNT_TSIF1_MASK                               0x001F
193*53ee8cc1Swenshuai.xi         #define CFG_FILE_07_CMD_WR_CNT_TSIF1_SHIFT                              0
194*53ee8cc1Swenshuai.xi         #define CFG_FILE_07_CMD_FIFO_FULL_TSIF1                                 0x0040
195*53ee8cc1Swenshuai.xi         #define CFG_FILE_07_CMD_FIFO_EMPTY_TSIF1                                0x0080
196*53ee8cc1Swenshuai.xi         #define CFG_FILE_07_CMD_WR_LEVEL_TSIF1_MASK                             0x0300
197*53ee8cc1Swenshuai.xi         #define CFG_FILE_07_CMD_WR_LEVEL_TSIF1_SHIFT                            8
198*53ee8cc1Swenshuai.xi 
199*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_08;
200*53ee8cc1Swenshuai.xi         #define CFG_FILE_08_REG_CHK_PKT_SIZE_MASK                               0x00FF
201*53ee8cc1Swenshuai.xi         #define CFG_FILE_08_REG_CHK_PKT_SIZE_SHIFT                              0
202*53ee8cc1Swenshuai.xi         #define CFG_FILE_08_REG_MATCH_CNT_THRESHOLD_MASK                        0x0F00
203*53ee8cc1Swenshuai.xi         #define CFG_FILE_08_REG_MATCH_CNT_THRESHOLD_SHIFT                       8
204*53ee8cc1Swenshuai.xi         #define CFG_FILE_08_REG_MATCH_CNT_INIT_VALUE_MASK                       0xF000
205*53ee8cc1Swenshuai.xi         #define CFG_FILE_08_REG_MATCH_CNT_INIT_VALUE_SHIFT                      12
206*53ee8cc1Swenshuai.xi 
207*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_09;                                                    // reg_tsp_file_timer
208*53ee8cc1Swenshuai.xi 
209*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_0A;
210*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_FIX_192_TIMER_0_EN                              0x0001
211*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_INIT_TIMESTAMP                                  0x0002
212*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_FIXED_TIMESTAMP_RING_BACK_EN                    0x0004
213*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_FIX_LPCR_RING_BACK_EN                           0x0008
214*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_MATCH_CNT_FILEIN_EN                             0x0010
215*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_INIT_STAMP_RSTART_EN                            0x0020
216*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_CHK_PRIVILEGE_SYNC_BYTE_EN                      0x0040
217*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_INIT_TRUST_SYNC_CNT_VALUE_MASK                  0xFF00
218*53ee8cc1Swenshuai.xi         #define CFG_FILE_0A_REG_INIT_TRUST_SYNC_CNT_VALUE_SHIFT                 8
219*53ee8cc1Swenshuai.xi 
220*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_0B_0C;                                                 // reg_init_timestamp_vld
221*53ee8cc1Swenshuai.xi 
222*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_0D;
223*53ee8cc1Swenshuai.xi         #define CFG_FILE_0D_REG_SYNC_BYTE_PRIVILEGE_MASK                        0x00FF
224*53ee8cc1Swenshuai.xi         #define CFG_FILE_0D_REG_SYNC_BYTE_PRIVILEGE_SHIFT                       0
225*53ee8cc1Swenshuai.xi         #define CFG_FILE_0D_REG_REPLACE_PRIVILEGE_SYNC_BYTE_MASK                0xFF00
226*53ee8cc1Swenshuai.xi         #define CFG_FILE_0D_REG_REPLACE_PRIVILEGE_SYNC_BYTE_SHIFT               8
227*53ee8cc1Swenshuai.xi 
228*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_0E;
229*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_RVU_PSI_EN                                      0x0001
230*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_RVU_TEI_EN                                      0x0002
231*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_RVU_ERR_CLR                                     0x0004
232*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_RVU_EN                                          0x0008
233*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_RVU_TIMESTAMP_EN                                0x0010
234*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_RVU_ERR_EVER                                    0x0020
235*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_HD_0000_TO_SECTION                              0x0040
236*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_HD_1100_TO_SECTION                              0x0080
237*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_HD_10X0_11X0_TO_SECTION                         0x0100
238*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_PAYLOAD_128_MODE                                0x0200
239*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_SUPPORT_NB                                      0x0400
240*53ee8cc1Swenshuai.xi         #define CFG_FILE_0E_REG_FIND_RVU_SYNC_PID                               0x0800
241*53ee8cc1Swenshuai.xi 
242*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_0F;
243*53ee8cc1Swenshuai.xi         #define CFG_FILE_0F_REG_TSIF_SPD_RST                                    0x0001
244*53ee8cc1Swenshuai.xi         #define CFG_FILE_0F_REG_SPD_TSIF_BYPASS                                 0x0002
245*53ee8cc1Swenshuai.xi         #define CFG_FILE_0F_REG_LOAD_SPD_KEY                                    0x0004
246*53ee8cc1Swenshuai.xi 
247*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_10_11;                                                 // reg_lpcr_buf
248*53ee8cc1Swenshuai.xi 
249*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_12_13;                                                 // reg_lpcr_tsif
250*53ee8cc1Swenshuai.xi 
251*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_14_15;                                                 // reg_timestamp
252*53ee8cc1Swenshuai.xi 
253*53ee8cc1Swenshuai.xi     REG32       CFG_FILE_16_17;                                                 // reg_tsp2mi_raddr_tsif
254*53ee8cc1Swenshuai.xi         #define CFG_FILE_16_17_REG_TSP2MI_RADDR_TSIF_MASK                       0x0FFFFFFF
255*53ee8cc1Swenshuai.xi 
256*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_18;
257*53ee8cc1Swenshuai.xi         #define CFG_FILE_18_REG_NAGRA_DONGLE_SYNC_BYTE_F0_MASK                  0x00FF
258*53ee8cc1Swenshuai.xi         #define CFG_FILE_18_REG_NAGRA_DONGLE_SYNC_BYTE_F0_SHIFT                 0
259*53ee8cc1Swenshuai.xi         #define CFG_FILE_18_REG_NAGRA_DONGLE_SYNC_BYTE_F1_MASK                  0xFF00
260*53ee8cc1Swenshuai.xi         #define CFG_FILE_18_REG_NAGRA_DONGLE_SYNC_BYTE_F1_SHIFT                 8
261*53ee8cc1Swenshuai.xi 
262*53ee8cc1Swenshuai.xi     REG16       CFG_FILE_19_1F[0x20 - 0x19];                                    // reserved
263*53ee8cc1Swenshuai.xi 
264*53ee8cc1Swenshuai.xi } REG_FILE_ENG_Ctrl;
265*53ee8cc1Swenshuai.xi 
266*53ee8cc1Swenshuai.xi #endif // _REG_FILE_H_
267