1 //<MStar Software> 2 //****************************************************************************** 3 // MStar Software 4 // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5 // All software, firmware and related documentation herein ("MStar Software") are 6 // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7 // law, including, but not limited to, copyright law and international treaties. 8 // Any use, modification, reproduction, retransmission, or republication of all 9 // or part of MStar Software is expressly prohibited, unless prior written 10 // permission has been granted by MStar. 11 // 12 // By accessing, browsing and/or using MStar Software, you acknowledge that you 13 // have read, understood, and agree, to be bound by below terms ("Terms") and to 14 // comply with all applicable laws and regulations: 15 // 16 // 1. MStar shall retain any and all right, ownership and interest to MStar 17 // Software and any modification/derivatives thereof. 18 // No right, ownership, or interest to MStar Software and any 19 // modification/derivatives thereof is transferred to you under Terms. 20 // 21 // 2. You understand that MStar Software might include, incorporate or be 22 // supplied together with third party`s software and the use of MStar 23 // Software may require additional licenses from third parties. 24 // Therefore, you hereby agree it is your sole responsibility to separately 25 // obtain any and all third party right and license necessary for your use of 26 // such third party`s software. 27 // 28 // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29 // MStar`s confidential information and you agree to keep MStar`s 30 // confidential information in strictest confidence and not disclose to any 31 // third party. 32 // 33 // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34 // kind. Any warranties are hereby expressly disclaimed by MStar, including 35 // without limitation, any warranties of merchantability, non-infringement of 36 // intellectual property rights, fitness for a particular purpose, error free 37 // and in conformity with any international standard. You agree to waive any 38 // claim against MStar for any loss, damage, cost or expense that you may 39 // incur related to your use of MStar Software. 40 // In no event shall MStar be liable for any direct, indirect, incidental or 41 // consequential damages, including without limitation, lost of profit or 42 // revenues, lost or damage of data, and unauthorized system use. 43 // You agree that this Section 4 shall still apply without being affected 44 // even if MStar Software has been modified by MStar in accordance with your 45 // request or instruction for your use, except otherwise agreed by both 46 // parties in writing. 47 // 48 // 5. If requested, MStar may from time to time provide technical supports or 49 // services in relation with MStar Software to you for your use of 50 // MStar Software in conjunction with your or your customer`s product 51 // ("Services"). 52 // You understand and agree that, except otherwise agreed by both parties in 53 // writing, Services are provided on an "AS IS" basis and the warranty 54 // disclaimer set forth in Section 4 above shall apply. 55 // 56 // 6. Nothing contained herein shall be construed as by implication, estoppels 57 // or otherwise: 58 // (a) conferring any license or right to use MStar name, trademark, service 59 // mark, symbol or any other identification; 60 // (b) obligating MStar or any of its affiliates to furnish any person, 61 // including without limitation, you and your customers, any assistance 62 // of any kind whatsoever, or any information; or 63 // (c) conferring any license or right under any intellectual property right. 64 // 65 // 7. These terms shall be governed by and construed in accordance with the laws 66 // of Taiwan, R.O.C., excluding its conflict of law rules. 67 // Any and all dispute arising out hereof or related hereto shall be finally 68 // settled by arbitration referred to the Chinese Arbitration Association, 69 // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70 // Rules of the Association by three (3) arbitrators appointed in accordance 71 // with the said Rules. 72 // The place of arbitration shall be in Taipei, Taiwan and the language shall 73 // be English. 74 // The arbitration award shall be final and binding to both parties. 75 // 76 //****************************************************************************** 77 //<MStar Software> 78 /////////////////////////////////////////////////////////////////////////////// 79 // 80 // Copyright (c) 2011-2013 MStar Semiconductor, Inc. 81 // All rights reserved. 82 // 83 // Unless otherwise stipulated in writing, any and all information contained 84 // herein regardless in any format shall remain the sole proprietary of 85 // MStar Semiconductor Inc. and be kept in strict confidence 86 // ("MStar Confidential Information") by the recipient. 87 // Any unauthorized act including without limitation unauthorized disclosure, 88 // copying, use, reproduction, sale, distribution, modification, disassembling, 89 // reverse engineering and compiling of the contents of MStar Confidential 90 // Information is unlawful and strictly prohibited. MStar hereby reserves the 91 // rights to any and all damages, losses, costs and expenses resulting therefrom. 92 // 93 /////////////////////////////////////////////////////////////////////////////// 94 95 /////////////////////////////////////////////////////////////////////////////////////////////////// 96 /// 97 /// file drvTSO.h 98 /// @brief TS I/O Driver Interface 99 /// @author MStar Semiconductor,Inc. 100 /// @attention 101 /// All TSO DDI are not allowed to use in any interrupt context other than TSO ISR and Callback 102 /////////////////////////////////////////////////////////////////////////////////////////////////// 103 104 #ifndef _DRV_TSO_H_ 105 #define _DRV_TSO_H_ 106 107 108 109 #ifdef __cplusplus 110 extern "C" 111 { 112 #endif 113 114 115 //------------------------------------------------------------------------------------------------- 116 // Driver Capability 117 //------------------------------------------------------------------------------------------------- 118 119 /// TSP byte address alignment unit 120 #define DRVTSO_ALIGN_UNIT 16UL 121 122 /// TSP byte address alignment macro 123 #define DRVTSO_ALIGN(_x) ALIGN_16((MS_U32)_x) 124 125 //------------------------------------------------------------------------------------------------- 126 // Macro and Define 127 //------------------------------------------------------------------------------------------------- 128 /// Transport stream null PID 129 #define DRVTSO_PID_NULL 0x1FFFUL 130 131 #define MSIF_TSO_LIB_CODE {'T','S','O'} // Lib code 132 #define MSIF_TSO_LIBVER {'0','2'} // LIB version 133 #define MSIF_TSO_BUILDNUM {'0','0'} // Build Number 134 #define MSIF_TSO_CHANGELIST {'0','0','5','1','1','4','7','0'} // P4 ChangeList Number 135 136 #define TSO_DRV_VERSION /* Character String for DRV/API version */ \ 137 MSIF_TAG, /* 'MSIF' */ \ 138 MSIF_CLASS, /* '00' */ \ 139 MSIF_CUS, /* 0x0000 */ \ 140 MSIF_MOD, /* 0x0000 */ \ 141 MSIF_CHIP, \ 142 MSIF_CPU, \ 143 MSIF_TSO_LIB_CODE, /* IP__ */ \ 144 MSIF_TSO_LIBVER, /* 0.0 ~ Z.Z */ \ 145 MSIF_TSO_BUILDNUM, /* 00 ~ 99 */ \ 146 MSIF_TSO_CHANGELIST, /* CL# */ \ 147 MSIF_OS 148 149 150 //------------------------------------------------------------------------------------------------- 151 // Type and Structure 152 //------------------------------------------------------------------------------------------------- 153 /// TSO DDI return value 154 155 /// @name TSO_Result 156 /// @ref TSO_Result 157 /// return value 158 /// @{ 159 typedef enum 160 { 161 DRVTSO_FAIL = 0, 162 DRVTSO_OK = 1, 163 DRVTSO_INVALID_PARAM = 2, 164 DRVTSO_FUNC_ERROR = 3, 165 DRVTSO_NOT_SUPPORT = 4, 166 }TSO_Result; 167 /// @} 168 169 typedef enum //_DrvTSO_DbgLevel 170 { 171 E_DRVTSO_DBG_Release = 0, 172 E_DRVTSO_DBG_ERR, // display error msg 173 E_DRVTSO_DBG_INFO, 174 } DrvTSO_DbgLevel; 175 176 typedef enum 177 { 178 E_DRVTSO_CAP_FILTER_NUM = 0, // Get filter number 179 E_DRVTSO_CAP_RESOURCE_SIZE = 1, // Get the data structure size of private resource (share resource) 180 E_DRVTSO_CAP_ENGINE_NUM = 2, // Get TSO engine number 181 E_DRVTSO_CAP_ENGINE_TSIF_NUM = 3, // Get TSO interface number of every engine 182 183 E_DRVTSO_CAP_NULL, 184 } DrvTSO_Cap; 185 186 typedef enum 187 { 188 /// Command Queue is Idle 189 E_DRVTSO_STATE_IDLE = 0x00, 190 /// Command Queue is Busy 191 E_DRVTSO_STATE_BUSY = 0x01, 192 193 E_DRVTSO_STATE_UNKNOWN = 0xFF, 194 } DrvTSO_FileinState; 195 196 typedef enum 197 { 198 E_DRVTSO_STATUS_UNKNOWN = 0, 199 E_DRVTSO_STATUS_FILEINDONE = 0x01, //bit 0 200 } DrvTSO_Status; 201 202 typedef enum 203 { 204 E_DRVTSO_FLT_STATE_FREE = 0x00000000UL, ///<\n 205 E_DRVTSO_FLT_STATE_ALLOC = 0x00000001UL, ///<\n 206 E_DRVTSO_FLT_STATE_ENABLE = 0x00000002UL, ///<\n 207 E_DRVTSO_FLT_STATE_NA = 0xFFFFFFFFUL, 208 } DrvTSO_FltState; 209 210 typedef enum 211 { 212 E_DRVTSO_CTRL_MODE_TS0, //compatible to tso 1.0, not support int tso 2.0 213 E_DRVTSO_CTRL_MODE_TS1, 214 E_DRVTSO_CTRL_MODE_TS2, 215 E_DRVTSO_CTRL_MODE_TS3, 216 E_DRVTSO_CTRL_MODE_TSCB, //compatible to tso 1.0, not support int tso 2.0 217 E_DRVTSO_CTRL_MODE_DEMOD0, //compatible to tso 1.0, not support int tso 2.0 218 E_DRVTSO_CTRL_MODE_DEMOD1, //compatible to tso 1.0, not support int tso 2.0 219 E_DRVTSO_CTRL_MODE_MEM, 220 E_DRVTSO_CTRL_MODE_MEM1, 221 222 E_DRVTSO_CTRL_MODE_TS5, 223 E_DRVTSO_CTRL_MODE_TS6, 224 225 E_DRVTSO_CTRL_MODE_MMT, 226 227 E_DRVTSO_CTRL_MODE_INVALID 228 } DrvTSO_CtrlMode; 229 230 /// TSP file in Packet mode 231 typedef enum //_DrvTSO_PacketMode 232 { 233 E_DRVTSO_PKTMODE_188 = 0x00000000UL, 234 E_DRVTSO_PKTMODE_192 = 0x00000001UL, 235 E_DRVTSO_PKTMODE_204 = 0x00000002UL, 236 E_DRVTSO_PKTMODE_130 = 0x00000003UL, // RVU 237 E_DRVTSO_PKTMODE_134 = 0x00000004UL, // RVU with timestamp 238 E_DRVTSO_PKTMODE_200 = 0x00000005UL, // packet size with 200 (Open cable Single stream) 239 } DrvTSO_PacketMode; 240 241 typedef enum 242 { 243 E_DRVTSO_OUTCLK_DIV2N, 244 E_DRVTSO_OUTCLK_DIVN, 245 E_DRVTSO_OUTCLK_62M, 246 E_DRVTSO_OUTCLK_54M, 247 E_DRVTSO_OUTCLK_PTSOOUT, 248 E_DRVTSO_OUTCLK_PTSOOUT_DIV8, 249 E_DRVTSO_OUTCLK_Dmd, 250 E_DRVTSO_OUTCLK_27M, 251 E_DRVTSO_OUTCLK_86M, 252 E_DRVTSO_OUTCLK_108M, 253 E_DRVTSO_OUTCLK_123M, 254 }DrvTSO_OutClk; 255 256 typedef enum 257 { 258 E_DRVTSO_OUTCLKSRC_172M_2N, 259 E_DRVTSO_OUTCLKSRC_288M_2N, 260 E_DRVTSO_OUTCLKSRC_432M_2N, 261 E_DRVTSO_OUTCLKSRC_216M_N, 262 E_DRVTSO_OUTCLKSRC_P_TS0IN, 263 E_DRVTSO_OUTCLKSRC_P_TS1IN, 264 E_DRVTSO_OUTCLKSRC_P_TS2IN, 265 E_DRVTSO_OUTCLKSRC_P_TS3IN, 266 E_DRVTSO_OUTCLKSRC_P_TS4IN, 267 E_DRVTSO_OUTCLKSRC_P_TS5IN, 268 E_DRVTSO_OUTCLKSRC_P_TS6IN, 269 }DrvTSO_OutClkSrc; 270 271 /// TSO interface 272 typedef enum 273 { 274 E_DRVTSO_IF_LIVE0 = 0x00, 275 E_DRVTSO_IF_LIVE1 = 0x01, 276 E_DRVTSO_IF_LIVE2 = 0x02, 277 E_DRVTSO_IF_LIVE3 = 0x03, 278 E_DRVTSO_IF_LIVE4 = 0x04, 279 E_DRVTSO_IF_LIVE5 = 0x05, 280 281 E_DRVTSO_IF_FILE0 = 0x80, 282 E_DRVTSO_IF_FILE1 = 0x81, 283 284 E_DRVTSO_IF_MMT0 = 0x40, 285 } DrvTSO_If; 286 287 /// TSO input pad selection 288 typedef enum 289 { 290 E_DRVTSO_PAD_EXT_INPUT0 = 0x00, 291 E_DRVTSO_PAD_EXT_INPUT1 = 0x01, 292 E_DRVTSO_PAD_EXT_INPUT2 = 0x02, 293 E_DRVTSO_PAD_EXT_INPUT3 = 0x03, 294 E_DRVTSO_PAD_EXT_INPUT4 = 0x04, 295 E_DRVTSO_PAD_EXT_INPUT5 = 0x05, 296 E_DRVTSO_PAD_DEMOD = 0x07, 297 E_DRVTSO_PAD_EXT_INPUT6 = 0x08, 298 E_DRVTSO_PAD_EXT_INPUT0_3WIRE = 0x09, 299 E_DRVTSO_PAD_EXT_INPUT1_3WIRE = 0x0A, 300 E_DRVTSO_PAD_EXT_INPUT2_3WIRE = 0x0B, 301 E_DRVTSO_PAD_EXT_INPUT3_3WIRE = 0x0C, 302 E_DRVTSO_PAD_EXT_INPUT4_3WIRE = 0x0D, 303 E_DRVTSO_PAD_EXT_INPUT5_3WIRE = 0x0E, 304 E_DRVTSO_PAD_EXT_INPUT6_3WIRE = 0x0F, 305 306 E_DRVTSO_MEM = 0x80, 307 } DrvTSO_PadIn; 308 309 /// TSO output pad selection 310 typedef enum 311 { 312 E_DRVTSO_PAD_NONE = 0x0, 313 E_DRVTSO_PAD_EXT_OUTPUT1 = 0x1, 314 E_DRVTSO_PAD_EXT_OUTPUT3 = 0x3, 315 } DrvTSO_PadOut; 316 317 typedef enum 318 { 319 E_DRVTSO_CFG_NONE = 0x00000000UL, 320 E_DRVTSO_CFG_OPIF = 0x00000001UL, 321 }DrvTSO_CfgCmd; 322 323 typedef struct 324 { 325 DrvTSO_PadIn ePad; 326 MS_BOOL bClkInv; 327 MS_BOOL bExtSync; 328 MS_BOOL bParallel; 329 } DrvTSO_If_Set; 330 331 typedef struct 332 { 333 MS_U32 u32TsoEng; 334 MS_BOOL bSet; 335 336 DrvTSO_CfgCmd eCfgCmd; 337 MS_U32 u32CmdData0; 338 }DrvTSO_Cfg; 339 340 #ifdef TSO_PVR_SUPPORT 341 typedef enum 342 { 343 E_DRVTSO_PVR_SRC_NONE = 0x00000000UL, 344 E_DRVTSO_PVR_SRC_SVQ = 0x00000001UL, 345 E_DRVTSO_PVR_SRC_MMT = 0x00000002UL, 346 }DrvTSO_PvrSrc; 347 348 /// TSO record mode 349 typedef enum 350 { 351 E_DRVTSO_REC_MODE_FLTTYPE = 0x00000000UL, 352 E_DRVTSO_REC_MODE_BYPASS = 0x00000002UL, 353 } DrvTSO_RecMode; 354 #endif //TSO_PVR_SUPPORT 355 356 TSO_Result MDrv_TSO_InitLibResource(void* pResMemAddr); 357 TSO_Result MDrv_TSO_Init(void); 358 TSO_Result MDrv_TSO_Exit(void); 359 TSO_Result MDrv_TSO_SetDbgLevel(DrvTSO_DbgLevel DbgLevel); 360 TSO_Result MDrv_TSO_Get_HWIntStatus(MS_U8 u8Eng, MS_U16* pu16status); 361 TSO_Result MDrv_TSO_SetOperateMode(MS_U8 u8Eng, DrvTSO_CtrlMode TSOCtrlMode, MS_BOOL bBypassAll, MS_BOOL bEnable); 362 TSO_Result MDrv_TSO_Ch_InputEnable(MS_U8 u8Eng, DrvTSO_If eIf, MS_BOOL bEnable); 363 TSO_Result MDrv_TSO_OutputEnable(MS_U8 u8Eng, MS_BOOL bEnable); 364 TSO_Result MDrv_TSO_Filein_Rate(MS_U8 u8FileEng, MS_U16 u16timer); 365 TSO_Result MDrv_TSO_SetOutClk(MS_U8 u8Eng, DrvTSO_OutClk eOutClk, DrvTSO_OutClkSrc eOutClkSrc, MS_U16 u16DivNum, MS_BOOL bClkInv); 366 TSO_Result MDrv_TSO_GetOutClk(MS_U8 u8Eng, DrvTSO_OutClk* peOutClk, DrvTSO_OutClkSrc* peOutClkSrc, MS_U16* pu16DivNum, MS_BOOL* pbClkInv); 367 TSO_Result MDrv_TSO_GetTSIFStatus(MS_U8 u8Eng, DrvTSO_If eIf, DrvTSO_If_Set* pIfSet, MS_BOOL* pbBypassAll, MS_BOOL* pbEnable); 368 369 // PIDFlt API 370 TSO_Result MDrv_TSO_PidFlt_Alloc(MS_U8 u8Eng, MS_U16 *pu16PidFltId); 371 TSO_Result MDrv_TSO_PidFlt_Free(MS_U8 u8Eng, MS_U16 u16PidFltId); 372 TSO_Result MDrv_TSO_PidFlt_SetPid(MS_U8 u8Eng, MS_U16 u16PidFltId, MS_U16 u16Pid); 373 TSO_Result MDrv_TSO_PidFlt_SetChSrc(MS_U8 u8Eng, MS_U16 u16PidFltId, DrvTSO_If eIf); 374 TSO_Result MDrv_TSO_PidFlt_SetSid(MS_U8 u8Eng, MS_U16 u16PidFltId, MS_U8 u8Sid); 375 TSO_Result MDrv_TSO_RepPidFlt_Alloc(MS_U8 u8Eng, MS_U16 *pu16PidFltId); 376 TSO_Result MDrv_TSO_RepPidFlt_Set(MS_U8 u8Eng, MS_U16 u16PidFltId, DrvTSO_If eIf, MS_U16 u16OrgPid, MS_U16 u16NewPid); 377 TSO_Result MDrv_TSO_RepPidFlt_Enable(MS_U8 u8Eng, MS_U16 u16PidFltId, MS_BOOL bEnable); 378 TSO_Result MDrv_TSO_RepPidFlt_Free(MS_U8 u8Eng, MS_U16 u16PidFltId); 379 380 TSO_Result MDrv_TSO_Filein_CmdQ_Reset(MS_U8 u8FileEng); 381 TSO_Result MDrv_TSO_Filein_CmdQFifo_Status(MS_U8 u8FileEng, MS_U8 *pu8FifoLevel); 382 TSO_Result MDrv_TSO_Filein_CmdQ_GetSlot(MS_U8 u8FileEng, MS_U32 *pu32EmptySlot); 383 384 TSO_Result MDrv_TSO_SetPlaybackTimeStamp(MS_U8 u8FileEng, MS_U32 u32timestamp); 385 TSO_Result MDrv_TSO_GetPlaybackTimeStamp(MS_U8 u8FileEng, MS_U32 *pu32timestamp); 386 387 TSO_Result MDrv_TSO_GetFileInTimeStamp(MS_U8 u8FileEng, MS_U32* pu32Timestamp); 388 TSO_Result MDrv_TSO_Filein_GetReadAddr(MS_U8 u8FileEng, MS_PHY *pphyReadAddr); 389 TSO_Result MDrv_TSO_Filein_SetAddr(MS_U8 u8FileEng, MS_PHY phyStreamAddr); 390 TSO_Result MDrv_TSO_Filein_SetSize(MS_U8 u8FileEng, MS_U32 u32StreamSize); 391 TSO_Result MDrv_TSO_SetPacketMode(MS_U8 u8FileEng, DrvTSO_PacketMode ePktMode); 392 TSO_Result MDrv_TSO_Set_InputPktSize(MS_U8 u8Eng, DrvTSO_If eIf, MS_U16 u16InPktSize); 393 TSO_Result MDrv_TSO_OutputPktSize(MS_U8 u8Eng, MS_U16* pu16OutPktSize, MS_BOOL bSet); 394 TSO_Result MDrv_TSO_Configure(DrvTSO_Cfg* pstTsoCfg); 395 TSO_Result MDrv_TSO_Filein_192Mode_En(MS_U8 u8FileEng, MS_BOOL bEnable); 396 TSO_Result MDrv_TSO_Filein_192BlockScheme_En(MS_U8 u8FileEng, MS_BOOL bEnable); 397 398 TSO_Result MDrv_TSO_TEI_SkipPkt(MS_U8 u8Eng, DrvTSO_If eIf, MS_BOOL bEnable); 399 TSO_Result MDrv_TSO_Clr_ByteCnt(MS_U8 u8Eng, DrvTSO_If eIf); 400 TSO_Result MDrv_TSO_GetCap(DrvTSO_Cap eCap, void* pOutput); 401 402 TSO_Result MDrv_TSO_Filein_GetState(MS_U8 u8FileEng, DrvTSO_FileinState *peFileinState); 403 TSO_Result MDrv_TSO_Filein_ChkStatus(MS_U8 u8Eng, MS_U8 u8FileEng, DrvTSO_Status* pStatus); 404 TSO_Result MDrv_TSO_Filein_ClearHWInt(MS_U8 u8Eng, MS_U16 u16int); 405 406 TSO_Result MDrv_TSO_Filein_Start(MS_U8 u8FileEng); 407 TSO_Result MDrv_TSO_Filein_Stop(MS_U8 u8FileEng); 408 TSO_Result MDrv_TSO_Filein_Abort(MS_U8 u8FileEng); 409 410 TSO_Result MDrv_TSO_ResetAll(MS_U8 u8Eng); 411 TSO_Result MDrv_TSO_SelPad(MS_U8 u8Eng, DrvTSO_If eIf, DrvTSO_If_Set* pIfSet); 412 TSO_Result MDrv_TSO_OutputPad(MS_U8 u8Eng, DrvTSO_PadOut* peOutPad, MS_BOOL bSet); 413 TSO_Result MDrv_TSO_Set_SVQBuf(MS_U8 u8Eng, MS_PHY phyBufAddr, MS_U32 u32Size); 414 TSO_Result MDrv_TSO_Set_SVQ_LocalSysTimestamp(MS_U8 u8Eng, MS_U32 u32timestamp); 415 TSO_Result MDrv_TSO_LocalStreamId(MS_U8 u8Eng, DrvTSO_If eIf, MS_U8 *pu8Id, MS_BOOL bSet); 416 TSO_Result MDrv_TSO_TsioMode_En(MS_U8 u8Eng, MS_BOOL bEnable); 417 418 MS_BOOL MDrv_TSO_Check_IsSVQTxBusy(MS_U8 u8Eng, DrvTSO_If eIf); 419 MS_BOOL MDrv_TSO_Check_IsSVQTxEmpty(MS_U8 u8Eng, DrvTSO_If eIf); 420 421 #ifdef TSO_PVR_SUPPORT 422 TSO_Result MDrv_TSO_PVR_SelSrc(MS_U8 u8PVRId, DrvTSO_PvrSrc ePvrSrc); 423 TSO_Result MDrv_TSO_PVR_SetBuf(MS_U8 u8PVRId, MS_PHY phyBufStart0, MS_PHY phyBufStart1, MS_U32 u32BufSize0, MS_U32 u32BufSize1); 424 TSO_Result MDrv_TSO_PVR_SetRecordStampClk(MS_U8 u8PVRId, MS_U32 u32Clk); 425 TSO_Result MDrv_TSO_PVR_SetPacketMode(MS_U8 u8PVRId, MS_BOOL bSet); 426 TSO_Result MDrv_TSO_PVR_TimeStampSetRecordStamp(MS_U8 u8PVRId, MS_U32 u32Stamp); 427 TSO_Result MDrv_TSO_PVR_TimeStampGetRecordStamp(MS_U8 u8PVRId, MS_U32* pu32Stamp); 428 TSO_Result MDrv_TSO_PVR_Start(MS_U8 u8PVRId, DrvTSO_RecMode eRecMode, MS_BOOL bStart); 429 TSO_Result MDrv_TSO_PVR_GetWriteAddr(MS_U8 u8PVRId, MS_PHY *pphy2WriteAddr); 430 #endif //TSO_PVR_SUPPORT 431 432 433 #ifdef MSOS_TYPE_LINUX_KERNEL 434 TSO_Result MDrv_TSO_Suspend(void); 435 TSO_Result MDrv_TSO_Resume(void); 436 #endif //MSOS_TYPE_LINUX_KERNEL 437 438 439 #ifdef __cplusplus 440 } // closing brace for extern "C" 441 #endif 442 443 #endif // _DRV_TSO_H_ 444 445 446