xref: /utopia/UTPA2-700.0.x/modules/demodulator/hal/maxim/demod/halDMD_INTERN_common.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2006-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi #ifndef _HAL_DMD_COMMON_H_
95*53ee8cc1Swenshuai.xi #define _HAL_DMD_COMMON_H_
96*53ee8cc1Swenshuai.xi 
97*53ee8cc1Swenshuai.xi #define MBRegBase   0x112600UL //Demod MailBox
98*53ee8cc1Swenshuai.xi #define DMD_CLK_GEN 0x103300
99*53ee8cc1Swenshuai.xi #define VDMcuBase   0x103400UL //DmdMCU51 (40-4F)
100*53ee8cc1Swenshuai.xi #define DMDMcuBase  0x103480UL
101*53ee8cc1Swenshuai.xi #define XDMIU_REG_BASE  0x1d00
102*53ee8cc1Swenshuai.xi #define BACKEND_REG_BASE  0x1f00
103*53ee8cc1Swenshuai.xi #define TOP_REG_BASE  0x2000
104*53ee8cc1Swenshuai.xi #define TDP_REG_BASE  0x2100
105*53ee8cc1Swenshuai.xi #define FDP_REG_BASE  0x2200
106*53ee8cc1Swenshuai.xi #define	ISDBT_FDPE_REG_BASE  0x1600
107*53ee8cc1Swenshuai.xi #define FEC_REG_BASE  0x2300
108*53ee8cc1Swenshuai.xi #define TDF_REG_BASE  0x2800
109*53ee8cc1Swenshuai.xi #define TDFE_REG_BASE  0x2900
110*53ee8cc1Swenshuai.xi #define TDFE2_REG_BASE  0x2a00
111*53ee8cc1Swenshuai.xi #define DTOP_REG_BASE  0x2e00
112*53ee8cc1Swenshuai.xi #define T2TDP_REG_BASE  0x3000
113*53ee8cc1Swenshuai.xi #define T2FDP_REG_BASE  0x3100
114*53ee8cc1Swenshuai.xi #define T2FEC_REG_BASE  0x3300
115*53ee8cc1Swenshuai.xi #define DVBTM_REG_BASE  0x3400
116*53ee8cc1Swenshuai.xi #define T2L1_REG_BASE  0x2b00
117*53ee8cc1Swenshuai.xi #define T2SNR_REG_BASE  0x2c00
118*53ee8cc1Swenshuai.xi #define T2DJB_REG_BASE  0x2d00
119*53ee8cc1Swenshuai.xi 
120*53ee8cc1Swenshuai.xi #define REG_CMD_CTRL    MBRegBase + 0x1C
121*53ee8cc1Swenshuai.xi #define REG_DTA_CTRL    MBRegBase + 0x1D
122*53ee8cc1Swenshuai.xi #define REG_CMD_ADDR    MBRegBase + 0x1E
123*53ee8cc1Swenshuai.xi #define REG_CMD_DATA    MBRegBase + 0x1F
124*53ee8cc1Swenshuai.xi 
125*53ee8cc1Swenshuai.xi #define _REG_START      REG_CMD_CTRL
126*53ee8cc1Swenshuai.xi #define _REG_END        REG_CMD_CTRL
127*53ee8cc1Swenshuai.xi #define _REG_DRQ        REG_DTA_CTRL
128*53ee8cc1Swenshuai.xi #define _REG_FSM        REG_CMD_CTRL
129*53ee8cc1Swenshuai.xi #define _REG_ERR        REG_DTA_CTRL
130*53ee8cc1Swenshuai.xi 
131*53ee8cc1Swenshuai.xi #define _BIT_START      ((BIT_(1)))
132*53ee8cc1Swenshuai.xi #define _BIT_END        ((BIT_(0)))
133*53ee8cc1Swenshuai.xi #define _BIT_DRQ        ((BIT_(0)))
134*53ee8cc1Swenshuai.xi #define _BIT_FSM        ((BIT_(3)))
135*53ee8cc1Swenshuai.xi #define _BIT_ERR        ((BIT_(7)))
136*53ee8cc1Swenshuai.xi 
137*53ee8cc1Swenshuai.xi typedef struct _s_MDRV_DMD_INTERFACE_FUNCTION
138*53ee8cc1Swenshuai.xi {
139*53ee8cc1Swenshuai.xi     MS_BOOL (*MDrv_DMD_WriteReg)(MS_U32 u32Reg, MS_U8 u8Value);
140*53ee8cc1Swenshuai.xi     MS_BOOL (*MDrv_DMD_ReadReg)(MS_U32 u32Reg, MS_U8 *u8Value);
141*53ee8cc1Swenshuai.xi     MS_BOOL (*MDrv_DMD_WriteRegs)(MS_U32 u32Reg, MS_U8 *u8Value, MS_U8 u8Length);
142*53ee8cc1Swenshuai.xi     MS_BOOL (*MDrv_DMD_I2C_Channel_Change)(MS_U8 ch_num);
143*53ee8cc1Swenshuai.xi     MS_BOOL (*MDrv_DMD_I2C_Channel_Set)(MS_U8  ch_num);
144*53ee8cc1Swenshuai.xi     float        (*Log10Approx)(float flt_x);
145*53ee8cc1Swenshuai.xi }s_MDRV_DMD_INTERFACE_FUNCTION;
146*53ee8cc1Swenshuai.xi 
147*53ee8cc1Swenshuai.xi 
148*53ee8cc1Swenshuai.xi 
149*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_RegInit (void);
150*53ee8cc1Swenshuai.xi MS_U8 HAL_DMD_RIU_ReadByte(MS_U32 u32Addr);
151*53ee8cc1Swenshuai.xi MS_U8 HAL_DMD_RIU_ReadRegBit(MS_U32 u32Addr, MS_U8 u8Mask);
152*53ee8cc1Swenshuai.xi MS_U16 HAL_DMD_RIU_Read2Byte(MS_U32 u32Addr);
153*53ee8cc1Swenshuai.xi void HAL_DMD_RIU_WriteByte(MS_U32 u32Addr, MS_U8 u8Value);
154*53ee8cc1Swenshuai.xi void HAL_DMD_RIU_WriteRegBit(MS_U32 u32Addr, MS_BOOL bEnable, MS_U8 u8Mask);
155*53ee8cc1Swenshuai.xi void HAL_DMD_RIU_WriteByteMask(MS_U32 u32Addr, MS_U8 u8Value, MS_U8 u8Mask);
156*53ee8cc1Swenshuai.xi void HAL_DMD_RIU_Write2Byte(MS_U32 u32Addr, MS_U16 u16Value);
157*53ee8cc1Swenshuai.xi 
158*53ee8cc1Swenshuai.xi //waiting add
159*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_IFAGC_RegRead(MS_U8 *ifagc_reg, MS_U8 *ifagc_reg_lsb, MS_U16 *ifagc_err);
160*53ee8cc1Swenshuai.xi /*
161*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_GetRFLevel(float *fRFPowerDbmResult, float fRFPowerDbm, MS_U8 u8SarValue,
162*53ee8cc1Swenshuai.xi                                                      DMD_RFAGC_SSI *pRfagcSsi, MS_U16 u16RfagcSsi_Size,
163*53ee8cc1Swenshuai.xi                                                      DMD_IFAGC_SSI *pIfagcSsi_HiRef, MS_U16 u16IfagcSsi_HiRef_Size,
164*53ee8cc1Swenshuai.xi                                                      DMD_IFAGC_SSI *pIfagcSsi_LoRef, MS_U16 u16IfagcSsi_LoRef_Size,
165*53ee8cc1Swenshuai.xi                                                      DMD_IFAGC_ERR *pIfagcErr_LoRef, MS_U16 u16IfagcErr_LoRef_Size,
166*53ee8cc1Swenshuai.xi                                                      DMD_IFAGC_ERR *pIfagcErr_HiRef, MS_U16 u16IfagcErr_HiRef_Size);
167*53ee8cc1Swenshuai.xi */
168*53ee8cc1Swenshuai.xi void HAL_DMD_GetNordigSSI(float fPrel, MS_U16 *strength);
169*53ee8cc1Swenshuai.xi void HAL_DMD_IFAGC_TS_Tristate(MS_BOOL bEnable);
170*53ee8cc1Swenshuai.xi void HAL_DMD_TS1_Tristate(MS_BOOL bEnable);
171*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_TS_GetClockRate(float *fTS_CLK);
172*53ee8cc1Swenshuai.xi void HAL_DMD_RFAGC_Tristate(MS_BOOL bEnable);
173*53ee8cc1Swenshuai.xi void HAL_DMD_IFAGC_Tristate(MS_BOOL bEnable);
174*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_ADC_IQ_Switch(MS_U8 u8ADCIQMode, MS_U8 u8PadSel, MS_BOOL bPGAEnable, MS_U8 u8PGAGain);
175*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_TSO_Clk_Control(MS_U8 *u8cmd_array);
176*53ee8cc1Swenshuai.xi //float Log10Approx(float flt_x);
177*53ee8cc1Swenshuai.xi MS_U8 HAL_DMD_IIC_ReadByte(MS_U16 u16SlaveAddr, MS_U32 u32Addr, MS_U8 *pu8Data);
178*53ee8cc1Swenshuai.xi MS_U8 HAL_DMD_IIC_WriteByte(MS_U16 u16SlaveAddr, MS_U32 u32Addr, MS_U8 u8Data);
179*53ee8cc1Swenshuai.xi MS_U8 HAL_DMD_IIC_WriteBytes(MS_U16 u16SlaveAddr, MS_U32 u32Addr, MS_U8 *u8Data, MS_U8 u8Len);
180*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_I2C_Channel_Change(MS_U16 u16SlaveAddr, MS_U8 ch_num);
181*53ee8cc1Swenshuai.xi MS_BOOL HAL_DMD_I2C_Channel_Set(MS_U16 u16SlaveAddr, MS_U8 ch_num);
182*53ee8cc1Swenshuai.xi #endif
183*53ee8cc1Swenshuai.xi 
184