1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi // such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi // third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any
38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi // parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi // ("Services").
52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi // or otherwise:
58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi // with the said Rules.
72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi // be English.
74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// file drvAVD.c
98*53ee8cc1Swenshuai.xi /// @brief AVD Driver Interface
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi
102*53ee8cc1Swenshuai.xi
103*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
104*53ee8cc1Swenshuai.xi // Include Files
105*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi // Common Definition
107*53ee8cc1Swenshuai.xi #ifdef MSOS_TYPE_LINUX_KERNEL
108*53ee8cc1Swenshuai.xi #include <linux/string.h>
109*53ee8cc1Swenshuai.xi #else
110*53ee8cc1Swenshuai.xi #include <string.h>
111*53ee8cc1Swenshuai.xi #include <stdio.h>
112*53ee8cc1Swenshuai.xi #include <math.h>
113*53ee8cc1Swenshuai.xi #endif
114*53ee8cc1Swenshuai.xi #include "MsCommon.h"
115*53ee8cc1Swenshuai.xi #include "MsVersion.h"
116*53ee8cc1Swenshuai.xi #include "MsOS.h"
117*53ee8cc1Swenshuai.xi
118*53ee8cc1Swenshuai.xi // Internal Definition
119*53ee8cc1Swenshuai.xi //#include "regCHIP.h"
120*53ee8cc1Swenshuai.xi //#include "regAVD.h"
121*53ee8cc1Swenshuai.xi //#include "mapi_tuner.h"
122*53ee8cc1Swenshuai.xi #include "drvSYS.h"
123*53ee8cc1Swenshuai.xi #include "drvDMD_VD_MBX.h"
124*53ee8cc1Swenshuai.xi #include "drvDMD_INTERN_DVBT2_v2.h"
125*53ee8cc1Swenshuai.xi #include "halDMD_INTERN_DVBT2.h"
126*53ee8cc1Swenshuai.xi #include "halDMD_INTERN_common.h"
127*53ee8cc1Swenshuai.xi #include "drvSAR.h" // for Utopia2
128*53ee8cc1Swenshuai.xi #include "utopia.h"
129*53ee8cc1Swenshuai.xi #include "utopia_dapi.h"
130*53ee8cc1Swenshuai.xi #include "../../utopia_core/utopia_driver_id.h"
131*53ee8cc1Swenshuai.xi #include "ULog.h"
132*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
133*53ee8cc1Swenshuai.xi // Driver Compiler Options
134*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
135*53ee8cc1Swenshuai.xi
136*53ee8cc1Swenshuai.xi
137*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
138*53ee8cc1Swenshuai.xi // Local Defines
139*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
140*53ee8cc1Swenshuai.xi
141*53ee8cc1Swenshuai.xi
142*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
143*53ee8cc1Swenshuai.xi // Local Structurs
144*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
145*53ee8cc1Swenshuai.xi
146*53ee8cc1Swenshuai.xi
147*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
148*53ee8cc1Swenshuai.xi // Local Variables
149*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
150*53ee8cc1Swenshuai.xi MS_BOOL bIsDVBT2 = FALSE; // Usage for STR
151*53ee8cc1Swenshuai.xi
152*53ee8cc1Swenshuai.xi
153*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
154*53ee8cc1Swenshuai.xi // Local Functions
155*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
156*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_Init)(DMD_DVBT2_InitData_Transform *pDMD_DVBT2_InitData, MS_U32 u32InitDataLen);
157*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_Exit)(void);
158*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetDbgLevel)(DMD_T2_DbgLv u8DbgLevel);
159*53ee8cc1Swenshuai.xi typedef DMD_DVBT2_Info* (*IOCTL_DVBT2_GetInfo)(DMD_DVBT2_INFO_TYPE eInfoType);
160*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetLibVer)(const MSIF_Version **ppVersion);
161*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetFWVer)(MS_U16 *ver);
162*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetReg)(MS_U16 u16Addr, MS_U8 *pu8Data);
163*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetReg)(MS_U16 u16Addr, MS_U8 u8Data);
164*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetSerialControl)(MS_BOOL bEnable);
165*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetReset)(void);
166*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetConfig)(DMD_DVBT2_RF_CHANNEL_BANDWIDTH BW, MS_BOOL bSerialTS, MS_U8 u8PlpID);
167*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetActive)(MS_BOOL bEnable);
168*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetLock)(DMD_DVBT2_GETLOCK_TYPE eType, DMD_T2_LOCK_STATUS *eLockStatus);
169*53ee8cc1Swenshuai.xi //typedef MS_BOOL (*IOCTL_DVBT2_GetSignalStrength)(MS_U16 *u16Strength);
170*53ee8cc1Swenshuai.xi //typedef MS_BOOL (*IOCTL_DVBT2_GetSignalStrengthWithRFPower)(MS_U16 *u16Strength, float fRFPowerDbm);
171*53ee8cc1Swenshuai.xi //typedef MS_BOOL (*IOCTL_DVBT2_GetSignalQuality)(MS_U16 *u16Quality);
172*53ee8cc1Swenshuai.xi //typedef MS_BOOL (*IOCTL_DVBT2_GetSignalQualityWithRFPower)(MS_U16 *u16Quality, float fRFPowerDbm);
173*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetSNR)(MS_U16 *u16_snr100, MS_U8 *snr_cali, MS_U8 *u8_gi);
174*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetPostLdpcBer)(MS_U32 *BitErr_reg, MS_U16 *BitErrPeriod_reg, MS_U16 *FecType);
175*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetPreLdpcBer)(MS_U32 *BitErr_reg, MS_U16 *BitErrPeriod_reg, MS_U16 *FecType);
176*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetPacketErr)(MS_U16 *pktErr);
177*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetL1Info)(MS_U16 *u16Info, DMD_DVBT2_SIGNAL_INFO eSignalType);
178*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetFreqOffset)(MS_U32 *CfoTd_reg, MS_U32 *CfoFd_reg, MS_U32 *Icfo_reg, MS_U8 *fft_reg);
179*53ee8cc1Swenshuai.xi //typedef MS_BOOL (*IOCTL_DVBT2_NORDIG_SSI_Table_Write)(DMD_T2_CONSTEL constel, DMD_T2_CODERATE code_rate, float write_value);
180*53ee8cc1Swenshuai.xi //typedef MS_BOOL (*IOCTL_DVBT2_NORDIG_SSI_Table_Read)(DMD_T2_CONSTEL constel, DMD_T2_CODERATE code_rate, float *read_value);
181*53ee8cc1Swenshuai.xi typedef MS_U32 (*IOCTL_DVBT2_SetPowerState)(EN_POWER_MODE u16PowerState);
182*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetPlpBitMap)(MS_U8* u8PlpBitMap);
183*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_GetPlpGroupID)(MS_U8 u8PlpID, MS_U8* u8GroupID);
184*53ee8cc1Swenshuai.xi typedef MS_BOOL (*IOCTL_DVBT2_SetPlpID)(MS_U8 u8PlpID, MS_U8 u8GroupID);
185*53ee8cc1Swenshuai.xi
186*53ee8cc1Swenshuai.xi
187*53ee8cc1Swenshuai.xi typedef struct DVBT2_INSTANT_PRIVATE
188*53ee8cc1Swenshuai.xi {
189*53ee8cc1Swenshuai.xi IOCTL_DVBT2_Init fpDVBT2_Init ;
190*53ee8cc1Swenshuai.xi IOCTL_DVBT2_Exit fpDVBT2_Exit;
191*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetDbgLevel fpDVBT2_SetDbgLevel;
192*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetInfo fpDVBT2_GetInfo;
193*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetLibVer fpDVBT2_GetLibVer;
194*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetFWVer fpDVBT2_GetFWVer;
195*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetReg fpDVBT2_GetReg;
196*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetReg fpDVBT2_SetReg;
197*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetSerialControl fpDVBT2_SetSerialControl;
198*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetReset fpDVBT2_SetReset;
199*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetConfig fpDVBT2_SetConfig;
200*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetActive fpDVBT2_SetActive;
201*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetLock fpDVBT2_GetLock;
202*53ee8cc1Swenshuai.xi // IOCTL_DVBT2_GetSignalStrength fpDVBT2_GetSignalStrength;
203*53ee8cc1Swenshuai.xi // IOCTL_DVBT2_GetSignalStrengthWithRFPower fpDVBT2_GetSignalStrengthWithRFPower;
204*53ee8cc1Swenshuai.xi // IOCTL_DVBT2_GetSignalQuality fpDVBT2_GetSignalQuality;
205*53ee8cc1Swenshuai.xi // IOCTL_DVBT2_GetSignalQualityWithRFPower fpDVBT2_GetSignalQualityWithRFPower ;
206*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetSNR fpDVBT2_GetSNR;
207*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetPostLdpcBer fpDVBT2_GetPostLdpcBer;
208*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetPreLdpcBer fpDVBT2_GetPreLdpcBer;
209*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetPacketErr fpDVBT2_GetPacketErr;
210*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetL1Info fpDVBT2_GetL1Info;
211*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetFreqOffset fpDVBT2_GetFreqOffset;
212*53ee8cc1Swenshuai.xi // IOCTL_DVBT2_NORDIG_SSI_Table_Write fpDVBT2_NORDIG_SSI_Table_Write;
213*53ee8cc1Swenshuai.xi // IOCTL_DVBT2_NORDIG_SSI_Table_Read fpDVBT2_NORDIG_SSI_Table_Read;
214*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetPowerState fpDVBT2_SetPowerState;
215*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetPlpBitMap fpDVBT2_GetPlpBitMap;
216*53ee8cc1Swenshuai.xi IOCTL_DVBT2_GetPlpGroupID fpDVBT2_GetPlpGroupID;
217*53ee8cc1Swenshuai.xi IOCTL_DVBT2_SetPlpID fpDVBT2_SetPlpID;
218*53ee8cc1Swenshuai.xi } DVBT2_INSTANT_PRIVATE;
219*53ee8cc1Swenshuai.xi
220*53ee8cc1Swenshuai.xi
221*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
222*53ee8cc1Swenshuai.xi // Global Variables
223*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
224*53ee8cc1Swenshuai.xi #define DMD_LOCK() \
225*53ee8cc1Swenshuai.xi do{ \
226*53ee8cc1Swenshuai.xi MS_ASSERT(MsOS_In_Interrupt() == FALSE); \
227*53ee8cc1Swenshuai.xi if (_s32DMD_DVBT2_Mutex == -1) return FALSE; \
228*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel == DMD_T2_DBGLV_DEBUG) printf("%s lock mutex\n", __FUNCTION__);\
229*53ee8cc1Swenshuai.xi MsOS_ObtainMutex(_s32DMD_DVBT2_Mutex, MSOS_WAIT_FOREVER);\
230*53ee8cc1Swenshuai.xi }while(0)
231*53ee8cc1Swenshuai.xi
232*53ee8cc1Swenshuai.xi #define DMD_UNLOCK() \
233*53ee8cc1Swenshuai.xi do{ \
234*53ee8cc1Swenshuai.xi MsOS_ReleaseMutex(_s32DMD_DVBT2_Mutex);\
235*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel == DMD_T2_DBGLV_DEBUG) printf("%s unlock mutex\n", __FUNCTION__); \
236*53ee8cc1Swenshuai.xi }while(0)
237*53ee8cc1Swenshuai.xi
238*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
239*53ee8cc1Swenshuai.xi // Local Variables
240*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
241*53ee8cc1Swenshuai.xi #if 1
242*53ee8cc1Swenshuai.xi static MSIF_Version _drv_dmd_dvbt2_intern_version = {
243*53ee8cc1Swenshuai.xi .MW = { DMD_DVBT2_INTERN_VER, },
244*53ee8cc1Swenshuai.xi };
245*53ee8cc1Swenshuai.xi #else
246*53ee8cc1Swenshuai.xi static MSIF_Version _drv_dmd_dvbt_intern_version;
247*53ee8cc1Swenshuai.xi #endif
248*53ee8cc1Swenshuai.xi
249*53ee8cc1Swenshuai.xi static DMD_DVBT2_InitData_Transform _sDMD_DVBT2_InitData;
250*53ee8cc1Swenshuai.xi static DMD_T2_DbgLv _u8DMDDbgLevel=DMD_T2_DBGLV_NONE;
251*53ee8cc1Swenshuai.xi static MS_S32 _s32DMD_DVBT2_Mutex=-1;
252*53ee8cc1Swenshuai.xi static DMD_DVBT2_Info sDMD_DVBT2_Info;
253*53ee8cc1Swenshuai.xi //static MS_U16 u16DMD_DVBT2_P1_Timeout = 600, u16DMD_DVBT2_FEC_Timeout=6000;
254*53ee8cc1Swenshuai.xi static MS_U16 u16DMD_DVBT2_P1_Timeout = 1000, u16DMD_DVBT2_FEC_Timeout=6000;
255*53ee8cc1Swenshuai.xi static MS_U32 u32DMD_DVBT2_IfFrequency = 5000L, u32DMD_DVBT2_FsFrequency = 24000L;
256*53ee8cc1Swenshuai.xi //static MS_U8 u8DMD_DVBT2_IQSwap=0;
257*53ee8cc1Swenshuai.xi static DMD_DVBT2_RF_CHANNEL_BANDWIDTH eDMD_DVBT2_BandWidth=E_DMD_T2_RF_BAND_8MHz;
258*53ee8cc1Swenshuai.xi MS_U32 u32DMD_DVBT2_DRAM_START_ADDR;
259*53ee8cc1Swenshuai.xi MS_U32 u32DMD_DVBT2_EQ_START_ADDR;
260*53ee8cc1Swenshuai.xi MS_U32 u32DMD_DVBT2_TDI_START_ADDR;
261*53ee8cc1Swenshuai.xi MS_U32 u32DMD_DVBT2_DJB_START_ADDR;
262*53ee8cc1Swenshuai.xi MS_U32 u32DMD_DVBT2_FW_START_ADDR;
263*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
264*53ee8cc1Swenshuai.xi // Debug Functions
265*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
266*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
267*53ee8cc1Swenshuai.xi #define DMD_DBG(x) (x)
268*53ee8cc1Swenshuai.xi #else
269*53ee8cc1Swenshuai.xi #define DMD_DBG(x) //(x)
270*53ee8cc1Swenshuai.xi #endif
271*53ee8cc1Swenshuai.xi
272*53ee8cc1Swenshuai.xi
273*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
274*53ee8cc1Swenshuai.xi // Global Functions
275*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
DMD_DVBT2_Init(DMD_DVBT2_InitData_Transform * pDMD_DVBT2_InitData,MS_U32 u32InitDataLen)276*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_Init(DMD_DVBT2_InitData_Transform *pDMD_DVBT2_InitData, MS_U32 u32InitDataLen)
277*53ee8cc1Swenshuai.xi {
278*53ee8cc1Swenshuai.xi char pDMD_DVBT2_MutexString[16];
279*53ee8cc1Swenshuai.xi MS_U8 u8ADCIQMode = 0, u8PadSel = 0, bPGAEnable = 0, u8PGAGain = 5;
280*53ee8cc1Swenshuai.xi MS_BOOL bRFAGCTristateEnable = 1;
281*53ee8cc1Swenshuai.xi MS_BOOL bIFAGCTristateEnable = 0;
282*53ee8cc1Swenshuai.xi
283*53ee8cc1Swenshuai.xi bIsDVBT2 = TRUE;
284*53ee8cc1Swenshuai.xi
285*53ee8cc1Swenshuai.xi if (_s32DMD_DVBT2_Mutex != -1)
286*53ee8cc1Swenshuai.xi {
287*53ee8cc1Swenshuai.xi DMD_DBG(printf("MDrv_DMD_DVBT2_Init more than once\n"));
288*53ee8cc1Swenshuai.xi return FALSE;
289*53ee8cc1Swenshuai.xi }
290*53ee8cc1Swenshuai.xi
291*53ee8cc1Swenshuai.xi if (NULL == strncpy(pDMD_DVBT2_MutexString,"Mutex DMD DVBT2",16))
292*53ee8cc1Swenshuai.xi {
293*53ee8cc1Swenshuai.xi DMD_DBG(printf("MDrv_DMD_DVBT2_Init strcpy Fail\n"));
294*53ee8cc1Swenshuai.xi return FALSE;
295*53ee8cc1Swenshuai.xi }
296*53ee8cc1Swenshuai.xi _s32DMD_DVBT2_Mutex = MsOS_CreateMutex(E_MSOS_FIFO, pDMD_DVBT2_MutexString, MSOS_PROCESS_SHARED);
297*53ee8cc1Swenshuai.xi if (_s32DMD_DVBT2_Mutex == -1)
298*53ee8cc1Swenshuai.xi {
299*53ee8cc1Swenshuai.xi DMD_DBG(printf("MDrv_DMD_DVBT2_Init Create Mutex Fail\n"));
300*53ee8cc1Swenshuai.xi return FALSE;
301*53ee8cc1Swenshuai.xi }
302*53ee8cc1Swenshuai.xi //_u8DMDDbgLevel = DMD_DBGLV_DEBUG;
303*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
304*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_INFO)
305*53ee8cc1Swenshuai.xi {
306*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_Init\n");
307*53ee8cc1Swenshuai.xi }
308*53ee8cc1Swenshuai.xi #endif
309*53ee8cc1Swenshuai.xi
310*53ee8cc1Swenshuai.xi if ( sizeof(_sDMD_DVBT2_InitData) == u32InitDataLen)
311*53ee8cc1Swenshuai.xi {
312*53ee8cc1Swenshuai.xi memcpy(&_sDMD_DVBT2_InitData, pDMD_DVBT2_InitData, u32InitDataLen);
313*53ee8cc1Swenshuai.xi }
314*53ee8cc1Swenshuai.xi else
315*53ee8cc1Swenshuai.xi {
316*53ee8cc1Swenshuai.xi DMD_DBG(printf("MDrv_DMD_DVBT2_Init input data structure incorrect\n"));
317*53ee8cc1Swenshuai.xi return FALSE;
318*53ee8cc1Swenshuai.xi }
319*53ee8cc1Swenshuai.xi
320*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8SarChannel != 0xFF)
321*53ee8cc1Swenshuai.xi {
322*53ee8cc1Swenshuai.xi // MDrv_SAR_Adc_Config(_sDMD_DVBT2_InitData.u8SarChannel, TRUE);
323*53ee8cc1Swenshuai.xi }
324*53ee8cc1Swenshuai.xi
325*53ee8cc1Swenshuai.xi DMD_LOCK();
326*53ee8cc1Swenshuai.xi MDrv_SYS_DMD_VD_MBX_SetType(E_DMD_VD_MBX_TYPE_DVBT2);
327*53ee8cc1Swenshuai.xi HAL_DMD_RegInit();
328*53ee8cc1Swenshuai.xi
329*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt != NULL)
330*53ee8cc1Swenshuai.xi {
331*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[0]>=2)
332*53ee8cc1Swenshuai.xi {
333*53ee8cc1Swenshuai.xi bRFAGCTristateEnable = (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[3] & (BIT_(0))) ? TRUE : FALSE; // RFAGC tristate control
334*53ee8cc1Swenshuai.xi bIFAGCTristateEnable = (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[3] & (BIT_(4))) ? TRUE : FALSE; // IFAGC tristate control
335*53ee8cc1Swenshuai.xi }
336*53ee8cc1Swenshuai.xi else
337*53ee8cc1Swenshuai.xi {
338*53ee8cc1Swenshuai.xi bRFAGCTristateEnable = 1;
339*53ee8cc1Swenshuai.xi bIFAGCTristateEnable = 0;
340*53ee8cc1Swenshuai.xi }
341*53ee8cc1Swenshuai.xi }
342*53ee8cc1Swenshuai.xi else
343*53ee8cc1Swenshuai.xi {
344*53ee8cc1Swenshuai.xi bRFAGCTristateEnable = 1;
345*53ee8cc1Swenshuai.xi bIFAGCTristateEnable = 0;
346*53ee8cc1Swenshuai.xi }
347*53ee8cc1Swenshuai.xi
348*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt != NULL)
349*53ee8cc1Swenshuai.xi {
350*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[0]>=3)
351*53ee8cc1Swenshuai.xi {
352*53ee8cc1Swenshuai.xi u32DMD_DVBT2_IfFrequency = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[4]; // IF frequency
353*53ee8cc1Swenshuai.xi u32DMD_DVBT2_IfFrequency = (u32DMD_DVBT2_IfFrequency<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[5]; // IF frequency
354*53ee8cc1Swenshuai.xi u32DMD_DVBT2_IfFrequency = (u32DMD_DVBT2_IfFrequency<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[6]; // IF frequency
355*53ee8cc1Swenshuai.xi u32DMD_DVBT2_IfFrequency = (u32DMD_DVBT2_IfFrequency<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[7]; // IF frequency
356*53ee8cc1Swenshuai.xi u32DMD_DVBT2_FsFrequency = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[8]; // FS frequency
357*53ee8cc1Swenshuai.xi u32DMD_DVBT2_FsFrequency = (u32DMD_DVBT2_FsFrequency<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[9]; // FS frequency
358*53ee8cc1Swenshuai.xi u32DMD_DVBT2_FsFrequency = (u32DMD_DVBT2_FsFrequency<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[10]; // FS frequency
359*53ee8cc1Swenshuai.xi u32DMD_DVBT2_FsFrequency = (u32DMD_DVBT2_FsFrequency<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[11]; // FS frequency
360*53ee8cc1Swenshuai.xi //u8DMD_DVBT2_IQSwap = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[12]; // IQ Swap
361*53ee8cc1Swenshuai.xi
362*53ee8cc1Swenshuai.xi u8ADCIQMode = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[13]; // u8ADCIQMode : 0=I path, 1=Q path, 2=both IQ
363*53ee8cc1Swenshuai.xi u8PadSel = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[14]; // u8PadSel : 0=Normal, 1=analog pad
364*53ee8cc1Swenshuai.xi bPGAEnable = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[15]; // bPGAEnable : 0=disable, 1=enable
365*53ee8cc1Swenshuai.xi u8PGAGain = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[16]; // u8PGAGain : default 5
366*53ee8cc1Swenshuai.xi }
367*53ee8cc1Swenshuai.xi else
368*53ee8cc1Swenshuai.xi {
369*53ee8cc1Swenshuai.xi
370*53ee8cc1Swenshuai.xi }
371*53ee8cc1Swenshuai.xi }
372*53ee8cc1Swenshuai.xi else
373*53ee8cc1Swenshuai.xi {
374*53ee8cc1Swenshuai.xi
375*53ee8cc1Swenshuai.xi }
376*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
377*53ee8cc1Swenshuai.xi printf("u32DMD_DVBT2_IfFrequency %ld\n",u32DMD_DVBT2_IfFrequency);
378*53ee8cc1Swenshuai.xi printf("u32DMD_DVBT2_FsFrequency %ld\n",u32DMD_DVBT2_FsFrequency);
379*53ee8cc1Swenshuai.xi #endif
380*53ee8cc1Swenshuai.xi
381*53ee8cc1Swenshuai.xi u16DMD_DVBT2_P1_Timeout = 1000; //600;
382*53ee8cc1Swenshuai.xi u16DMD_DVBT2_FEC_Timeout = 6000;
383*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt != NULL)
384*53ee8cc1Swenshuai.xi {
385*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[0]>=4)
386*53ee8cc1Swenshuai.xi {
387*53ee8cc1Swenshuai.xi u16DMD_DVBT2_P1_Timeout = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[17]; // P1 timeout in ms
388*53ee8cc1Swenshuai.xi u16DMD_DVBT2_P1_Timeout = (u16DMD_DVBT2_P1_Timeout<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[18];
389*53ee8cc1Swenshuai.xi if (u16DMD_DVBT2_P1_Timeout < 600) u16DMD_DVBT2_P1_Timeout=600;
390*53ee8cc1Swenshuai.xi //printf("u16DMD_DVBT2_P1_Timeout %d\n",u16DMD_DVBT2_P1_Timeout);
391*53ee8cc1Swenshuai.xi
392*53ee8cc1Swenshuai.xi u16DMD_DVBT2_FEC_Timeout = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[19]; // FEC timeout in ms
393*53ee8cc1Swenshuai.xi u16DMD_DVBT2_FEC_Timeout = (u16DMD_DVBT2_FEC_Timeout<<8)+_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[20];
394*53ee8cc1Swenshuai.xi if (u16DMD_DVBT2_FEC_Timeout < 6000) u16DMD_DVBT2_FEC_Timeout=6000;
395*53ee8cc1Swenshuai.xi //printf("u16DMD_DVBT2_FEC_Timeout %d\n",u16DMD_DVBT2_FEC_Timeout);
396*53ee8cc1Swenshuai.xi }
397*53ee8cc1Swenshuai.xi else
398*53ee8cc1Swenshuai.xi {
399*53ee8cc1Swenshuai.xi }
400*53ee8cc1Swenshuai.xi }
401*53ee8cc1Swenshuai.xi else
402*53ee8cc1Swenshuai.xi {
403*53ee8cc1Swenshuai.xi }
404*53ee8cc1Swenshuai.xi
405*53ee8cc1Swenshuai.xi //u32DMD_DVBT2_DRAM_START_ADDR = _sDMD_DVBT2_InitData.u32DramStartAddr;
406*53ee8cc1Swenshuai.xi u32DMD_DVBT2_EQ_START_ADDR = _sDMD_DVBT2_InitData.u32EqStartAddr; //0x14B23000;
407*53ee8cc1Swenshuai.xi u32DMD_DVBT2_TDI_START_ADDR = _sDMD_DVBT2_InitData.u32TdiStartAddr; //0x14610000;
408*53ee8cc1Swenshuai.xi u32DMD_DVBT2_DJB_START_ADDR = _sDMD_DVBT2_InitData.u32DjbStartAddr; //0x14BB9000;
409*53ee8cc1Swenshuai.xi u32DMD_DVBT2_FW_START_ADDR = _sDMD_DVBT2_InitData.u32FwStartAddr; //0x14608000;
410*53ee8cc1Swenshuai.xi
411*53ee8cc1Swenshuai.xi if (bIFAGCTristateEnable)
412*53ee8cc1Swenshuai.xi {
413*53ee8cc1Swenshuai.xi MDrv_SYS_SetAGCPadMux(E_SYS_DTV_AGC_PAD_SET_ALL_OFF);
414*53ee8cc1Swenshuai.xi }
415*53ee8cc1Swenshuai.xi else
416*53ee8cc1Swenshuai.xi {
417*53ee8cc1Swenshuai.xi MDrv_SYS_SetAGCPadMux(E_SYS_DTV_AGC_PAD_SET);
418*53ee8cc1Swenshuai.xi }
419*53ee8cc1Swenshuai.xi
420*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_DSPRegInitExt != NULL)
421*53ee8cc1Swenshuai.xi {
422*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_DSPRegInitExt[0]>=1)
423*53ee8cc1Swenshuai.xi {
424*53ee8cc1Swenshuai.xi INTERN_DVBT2_Power_On_Initialization(bRFAGCTristateEnable, u8ADCIQMode, u8PadSel, bPGAEnable, u8PGAGain, _sDMD_DVBT2_InitData.u8DMD_DVBT2_DSPRegInitExt, _sDMD_DVBT2_InitData.u8DMD_DVBT2_DSPRegInitSize);
425*53ee8cc1Swenshuai.xi }
426*53ee8cc1Swenshuai.xi else
427*53ee8cc1Swenshuai.xi {
428*53ee8cc1Swenshuai.xi printf("u8DMD_DVBT2_DSPRegInitExt Error\n");
429*53ee8cc1Swenshuai.xi }
430*53ee8cc1Swenshuai.xi }
431*53ee8cc1Swenshuai.xi else
432*53ee8cc1Swenshuai.xi {
433*53ee8cc1Swenshuai.xi INTERN_DVBT2_Power_On_Initialization(bRFAGCTristateEnable, u8ADCIQMode, u8PadSel, bPGAEnable, u8PGAGain, NULL, 0);
434*53ee8cc1Swenshuai.xi }
435*53ee8cc1Swenshuai.xi
436*53ee8cc1Swenshuai.xi INTERN_DVBT2_Version(&sDMD_DVBT2_Info.u16Version);
437*53ee8cc1Swenshuai.xi DMD_UNLOCK();
438*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
439*53ee8cc1Swenshuai.xi printf("firmware version: %x\n",sDMD_DVBT2_Info.u16Version);
440*53ee8cc1Swenshuai.xi #endif
441*53ee8cc1Swenshuai.xi return TRUE;
442*53ee8cc1Swenshuai.xi }
443*53ee8cc1Swenshuai.xi
444*53ee8cc1Swenshuai.xi
DMD_DVBT2_Exit(void)445*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_Exit(void)
446*53ee8cc1Swenshuai.xi {
447*53ee8cc1Swenshuai.xi MS_BOOL bRet;
448*53ee8cc1Swenshuai.xi
449*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
450*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
451*53ee8cc1Swenshuai.xi {
452*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_Exit\n");
453*53ee8cc1Swenshuai.xi }
454*53ee8cc1Swenshuai.xi #endif
455*53ee8cc1Swenshuai.xi bIsDVBT2 = FALSE;
456*53ee8cc1Swenshuai.xi DMD_LOCK();
457*53ee8cc1Swenshuai.xi bRet = INTERN_DVBT2_Exit();
458*53ee8cc1Swenshuai.xi DMD_UNLOCK();
459*53ee8cc1Swenshuai.xi MsOS_DeleteMutex(_s32DMD_DVBT2_Mutex);
460*53ee8cc1Swenshuai.xi _s32DMD_DVBT2_Mutex= -1;
461*53ee8cc1Swenshuai.xi return bRet;
462*53ee8cc1Swenshuai.xi }
463*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetDbgLevel(DMD_T2_DbgLv u8DbgLevel)464*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetDbgLevel(DMD_T2_DbgLv u8DbgLevel)
465*53ee8cc1Swenshuai.xi {
466*53ee8cc1Swenshuai.xi DMD_LOCK();
467*53ee8cc1Swenshuai.xi _u8DMDDbgLevel = u8DbgLevel;
468*53ee8cc1Swenshuai.xi DMD_UNLOCK();
469*53ee8cc1Swenshuai.xi return TRUE;
470*53ee8cc1Swenshuai.xi }
471*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetInfo(DMD_DVBT2_INFO_TYPE eInfoType)472*53ee8cc1Swenshuai.xi DMD_DVBT2_Info* DMD_DVBT2_GetInfo(DMD_DVBT2_INFO_TYPE eInfoType)
473*53ee8cc1Swenshuai.xi {
474*53ee8cc1Swenshuai.xi DMD_LOCK();
475*53ee8cc1Swenshuai.xi switch (eInfoType)
476*53ee8cc1Swenshuai.xi {
477*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_MODULATION_INFO:
478*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_Modulation_info();
479*53ee8cc1Swenshuai.xi break;
480*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_DEMOD_INFO:
481*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_Demod_Info();
482*53ee8cc1Swenshuai.xi break;
483*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_LOCK_INFO:
484*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_Lock_Info();
485*53ee8cc1Swenshuai.xi break;
486*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_PRESFO_INFO:
487*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_PRESFO_Info();
488*53ee8cc1Swenshuai.xi break;
489*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_LOCK_TIME_INFO:
490*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_Lock_Time_Info();
491*53ee8cc1Swenshuai.xi break;
492*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_BER_INFO:
493*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_BER_Info();
494*53ee8cc1Swenshuai.xi break;
495*53ee8cc1Swenshuai.xi case E_DMD_DVBT2_AGC_INFO:
496*53ee8cc1Swenshuai.xi INTERN_DVBT2_Show_AGC_Info();
497*53ee8cc1Swenshuai.xi break;
498*53ee8cc1Swenshuai.xi default:
499*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
500*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_GetInfo %d Error\n", eInfoType);
501*53ee8cc1Swenshuai.xi #endif
502*53ee8cc1Swenshuai.xi break;
503*53ee8cc1Swenshuai.xi }
504*53ee8cc1Swenshuai.xi DMD_UNLOCK();
505*53ee8cc1Swenshuai.xi return &sDMD_DVBT2_Info;
506*53ee8cc1Swenshuai.xi }
507*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetLibVer(const MSIF_Version ** ppVersion)508*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetLibVer(const MSIF_Version **ppVersion)
509*53ee8cc1Swenshuai.xi {
510*53ee8cc1Swenshuai.xi DMD_LOCK();
511*53ee8cc1Swenshuai.xi if (!ppVersion)
512*53ee8cc1Swenshuai.xi {
513*53ee8cc1Swenshuai.xi return FALSE;
514*53ee8cc1Swenshuai.xi }
515*53ee8cc1Swenshuai.xi
516*53ee8cc1Swenshuai.xi *ppVersion = &_drv_dmd_dvbt2_intern_version;
517*53ee8cc1Swenshuai.xi DMD_UNLOCK();
518*53ee8cc1Swenshuai.xi return TRUE;
519*53ee8cc1Swenshuai.xi }
520*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetFWVer(MS_U16 * ver)521*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetFWVer(MS_U16 *ver)
522*53ee8cc1Swenshuai.xi {
523*53ee8cc1Swenshuai.xi
524*53ee8cc1Swenshuai.xi MS_BOOL bRet;
525*53ee8cc1Swenshuai.xi
526*53ee8cc1Swenshuai.xi DMD_LOCK();
527*53ee8cc1Swenshuai.xi
528*53ee8cc1Swenshuai.xi bRet = INTERN_DVBT2_Version(ver);
529*53ee8cc1Swenshuai.xi //printf("MDrv_DMD_DVBT2_GetFWVer %x\n",*ver);
530*53ee8cc1Swenshuai.xi DMD_UNLOCK();
531*53ee8cc1Swenshuai.xi
532*53ee8cc1Swenshuai.xi return bRet;
533*53ee8cc1Swenshuai.xi
534*53ee8cc1Swenshuai.xi }
535*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetReg(MS_U16 u16Addr,MS_U8 * pu8Data)536*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetReg(MS_U16 u16Addr, MS_U8 *pu8Data)
537*53ee8cc1Swenshuai.xi {
538*53ee8cc1Swenshuai.xi MS_BOOL bRet;
539*53ee8cc1Swenshuai.xi
540*53ee8cc1Swenshuai.xi DMD_LOCK();
541*53ee8cc1Swenshuai.xi bRet=MDrv_SYS_DMD_VD_MBX_ReadReg(u16Addr, pu8Data);
542*53ee8cc1Swenshuai.xi DMD_UNLOCK();
543*53ee8cc1Swenshuai.xi
544*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
545*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
546*53ee8cc1Swenshuai.xi {
547*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_GetReg %x %x\n", u16Addr, *pu8Data);
548*53ee8cc1Swenshuai.xi }
549*53ee8cc1Swenshuai.xi #endif
550*53ee8cc1Swenshuai.xi
551*53ee8cc1Swenshuai.xi return bRet;
552*53ee8cc1Swenshuai.xi }
553*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetReg(MS_U16 u16Addr,MS_U8 u8Data)554*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetReg(MS_U16 u16Addr, MS_U8 u8Data)
555*53ee8cc1Swenshuai.xi {
556*53ee8cc1Swenshuai.xi MS_BOOL bRet;
557*53ee8cc1Swenshuai.xi
558*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
559*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
560*53ee8cc1Swenshuai.xi {
561*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_SetReg %x %x\n", u16Addr, u8Data);
562*53ee8cc1Swenshuai.xi }
563*53ee8cc1Swenshuai.xi #endif
564*53ee8cc1Swenshuai.xi
565*53ee8cc1Swenshuai.xi DMD_LOCK();
566*53ee8cc1Swenshuai.xi bRet=MDrv_SYS_DMD_VD_MBX_WriteReg(u16Addr, u8Data);
567*53ee8cc1Swenshuai.xi DMD_UNLOCK();
568*53ee8cc1Swenshuai.xi return bRet;
569*53ee8cc1Swenshuai.xi }
570*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetSerialControl(MS_BOOL bEnable)571*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetSerialControl(MS_BOOL bEnable)
572*53ee8cc1Swenshuai.xi {
573*53ee8cc1Swenshuai.xi MS_BOOL bRet;
574*53ee8cc1Swenshuai.xi MS_U8 u8TSClk;
575*53ee8cc1Swenshuai.xi
576*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
577*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
578*53ee8cc1Swenshuai.xi {
579*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_SetSerialControl %x\n", bEnable);
580*53ee8cc1Swenshuai.xi }
581*53ee8cc1Swenshuai.xi #endif
582*53ee8cc1Swenshuai.xi
583*53ee8cc1Swenshuai.xi DMD_LOCK();
584*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt != NULL)
585*53ee8cc1Swenshuai.xi {
586*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[0]>=1)
587*53ee8cc1Swenshuai.xi {
588*53ee8cc1Swenshuai.xi u8TSClk = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[2]; // TS_CLK
589*53ee8cc1Swenshuai.xi }
590*53ee8cc1Swenshuai.xi else
591*53ee8cc1Swenshuai.xi {
592*53ee8cc1Swenshuai.xi u8TSClk = 0xFF; // parallel mode: 0x0513 => ts_clk=288/(2*(0x16+1))=6.26MHz //@@++--
593*53ee8cc1Swenshuai.xi }
594*53ee8cc1Swenshuai.xi }
595*53ee8cc1Swenshuai.xi else
596*53ee8cc1Swenshuai.xi {
597*53ee8cc1Swenshuai.xi u8TSClk = 0xFF; // parallel mode: 0x0513 => ts_clk=288/(2*(0x16+1))=6.26MHz //@@++--
598*53ee8cc1Swenshuai.xi }
599*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_Serial_Control(bEnable, u8TSClk);
600*53ee8cc1Swenshuai.xi DMD_UNLOCK();
601*53ee8cc1Swenshuai.xi return bRet;
602*53ee8cc1Swenshuai.xi }
603*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetReset(void)604*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetReset(void)
605*53ee8cc1Swenshuai.xi {
606*53ee8cc1Swenshuai.xi MS_BOOL bRet;
607*53ee8cc1Swenshuai.xi
608*53ee8cc1Swenshuai.xi DMD_LOCK();
609*53ee8cc1Swenshuai.xi bRet = INTERN_DVBT2_SoftReset();
610*53ee8cc1Swenshuai.xi DMD_UNLOCK();
611*53ee8cc1Swenshuai.xi
612*53ee8cc1Swenshuai.xi return bRet;
613*53ee8cc1Swenshuai.xi }
614*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetConfig(DMD_DVBT2_RF_CHANNEL_BANDWIDTH BW,MS_BOOL bSerialTS,MS_U8 u8PlpID)615*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetConfig(DMD_DVBT2_RF_CHANNEL_BANDWIDTH BW, MS_BOOL bSerialTS, MS_U8 u8PlpID)
616*53ee8cc1Swenshuai.xi {
617*53ee8cc1Swenshuai.xi //return MDrv_DMD_DVBT2_SetConfigHPLPSetIF(BW, bSerialTS, bPalBG, 0, u32DMD_DVBT2_IfFrequency, u32DMD_DVBT2_FsFrequency, u8DMD_DVBT2_IQSwap);
618*53ee8cc1Swenshuai.xi MS_BOOL bRet;
619*53ee8cc1Swenshuai.xi MS_U8 u8TSClk;
620*53ee8cc1Swenshuai.xi
621*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
622*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
623*53ee8cc1Swenshuai.xi {
624*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_SetConfig %d %d %d\n", BW, bSerialTS, u8PlpID);
625*53ee8cc1Swenshuai.xi }
626*53ee8cc1Swenshuai.xi #endif
627*53ee8cc1Swenshuai.xi
628*53ee8cc1Swenshuai.xi DMD_LOCK();
629*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt != NULL)
630*53ee8cc1Swenshuai.xi {
631*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[0]>=1)
632*53ee8cc1Swenshuai.xi {
633*53ee8cc1Swenshuai.xi u8TSClk = _sDMD_DVBT2_InitData.u8DMD_DVBT2_InitExt[2]; // TS_CLK
634*53ee8cc1Swenshuai.xi }
635*53ee8cc1Swenshuai.xi else
636*53ee8cc1Swenshuai.xi {
637*53ee8cc1Swenshuai.xi u8TSClk = 0xFF; // parallel mode: 0x0513 => ts_clk=288/(2*(0x16+1))=6.26MHz //@@++--
638*53ee8cc1Swenshuai.xi }
639*53ee8cc1Swenshuai.xi }
640*53ee8cc1Swenshuai.xi else
641*53ee8cc1Swenshuai.xi {
642*53ee8cc1Swenshuai.xi u8TSClk = 0xFF; // parallel mode: 0x0513 => ts_clk=288/(2*(0x16+1))=6.26MHz //@@++--
643*53ee8cc1Swenshuai.xi }
644*53ee8cc1Swenshuai.xi
645*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_Config(BW, bSerialTS, u8TSClk, u32DMD_DVBT2_IfFrequency, u8PlpID);
646*53ee8cc1Swenshuai.xi eDMD_DVBT2_BandWidth=BW;
647*53ee8cc1Swenshuai.xi DMD_UNLOCK();
648*53ee8cc1Swenshuai.xi return bRet;
649*53ee8cc1Swenshuai.xi }
650*53ee8cc1Swenshuai.xi
651*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetActive(MS_BOOL bEnable)652*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetActive(MS_BOOL bEnable)
653*53ee8cc1Swenshuai.xi {
654*53ee8cc1Swenshuai.xi MS_BOOL bRet;
655*53ee8cc1Swenshuai.xi
656*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
657*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
658*53ee8cc1Swenshuai.xi {
659*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_SetActive %d\n", bEnable);
660*53ee8cc1Swenshuai.xi }
661*53ee8cc1Swenshuai.xi #endif
662*53ee8cc1Swenshuai.xi
663*53ee8cc1Swenshuai.xi DMD_LOCK();
664*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_Active(bEnable);
665*53ee8cc1Swenshuai.xi DMD_UNLOCK();
666*53ee8cc1Swenshuai.xi return bRet;
667*53ee8cc1Swenshuai.xi }
668*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetLock(DMD_DVBT2_GETLOCK_TYPE eType,DMD_T2_LOCK_STATUS * eLockStatus)669*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetLock(DMD_DVBT2_GETLOCK_TYPE eType, DMD_T2_LOCK_STATUS *eLockStatus)
670*53ee8cc1Swenshuai.xi {
671*53ee8cc1Swenshuai.xi MS_BOOL bRet=TRUE;
672*53ee8cc1Swenshuai.xi DMD_LOCK();
673*53ee8cc1Swenshuai.xi
674*53ee8cc1Swenshuai.xi if ( eType == E_DMD_DVBT2_GETLOCK ) // for channel scan
675*53ee8cc1Swenshuai.xi {
676*53ee8cc1Swenshuai.xi *eLockStatus = INTERN_DVBT2_Lock(u16DMD_DVBT2_P1_Timeout, u16DMD_DVBT2_FEC_Timeout);
677*53ee8cc1Swenshuai.xi }
678*53ee8cc1Swenshuai.xi else
679*53ee8cc1Swenshuai.xi {
680*53ee8cc1Swenshuai.xi if (INTERN_DVBT2_GetLock(eType) == TRUE)
681*53ee8cc1Swenshuai.xi {
682*53ee8cc1Swenshuai.xi *eLockStatus = E_DMD_T2_LOCK;
683*53ee8cc1Swenshuai.xi }
684*53ee8cc1Swenshuai.xi else
685*53ee8cc1Swenshuai.xi {
686*53ee8cc1Swenshuai.xi *eLockStatus = E_DMD_T2_UNLOCK;
687*53ee8cc1Swenshuai.xi }
688*53ee8cc1Swenshuai.xi }
689*53ee8cc1Swenshuai.xi DMD_UNLOCK();
690*53ee8cc1Swenshuai.xi
691*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
692*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
693*53ee8cc1Swenshuai.xi {
694*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_GetLock %d\n", bRet);
695*53ee8cc1Swenshuai.xi }
696*53ee8cc1Swenshuai.xi #endif
697*53ee8cc1Swenshuai.xi return bRet;
698*53ee8cc1Swenshuai.xi }
699*53ee8cc1Swenshuai.xi
700*53ee8cc1Swenshuai.xi /* implement in drv layer
701*53ee8cc1Swenshuai.xi MS_BOOL MDrv_DMD_DVBT2_GetSignalStrength(MS_U16 *u16Strength)
702*53ee8cc1Swenshuai.xi {
703*53ee8cc1Swenshuai.xi return MDrv_DMD_DVBT2_GetSignalStrengthWithRFPower(u16Strength, 200.0f);
704*53ee8cc1Swenshuai.xi }
705*53ee8cc1Swenshuai.xi */
706*53ee8cc1Swenshuai.xi
707*53ee8cc1Swenshuai.xi #if 0
708*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetSignalStrengthWithRFPower(MS_U16 *u16Strength, float fRFPowerDbm)
709*53ee8cc1Swenshuai.xi {
710*53ee8cc1Swenshuai.xi MS_U8 u8SarValue;
711*53ee8cc1Swenshuai.xi MS_BOOL bRet;
712*53ee8cc1Swenshuai.xi
713*53ee8cc1Swenshuai.xi DMD_LOCK();
714*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8SarChannel != 0xFF)
715*53ee8cc1Swenshuai.xi {
716*53ee8cc1Swenshuai.xi u8SarValue=MDrv_SAR_Adc_GetValue(_sDMD_DVBT2_InitData.u8SarChannel);
717*53ee8cc1Swenshuai.xi }
718*53ee8cc1Swenshuai.xi else
719*53ee8cc1Swenshuai.xi {
720*53ee8cc1Swenshuai.xi u8SarValue=0xFF;
721*53ee8cc1Swenshuai.xi }
722*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetSignalStrength(u16Strength, (const DMD_DVBT2_InitData *)(&_sDMD_DVBT2_InitData), u8SarValue, fRFPowerDbm);
723*53ee8cc1Swenshuai.xi DMD_UNLOCK();
724*53ee8cc1Swenshuai.xi
725*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
726*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
727*53ee8cc1Swenshuai.xi {
728*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_GetSignalStrength %d\n", *u16Strength);
729*53ee8cc1Swenshuai.xi }
730*53ee8cc1Swenshuai.xi #endif
731*53ee8cc1Swenshuai.xi return bRet;
732*53ee8cc1Swenshuai.xi }
733*53ee8cc1Swenshuai.xi #endif
734*53ee8cc1Swenshuai.xi
735*53ee8cc1Swenshuai.xi /* implement in drv layer
736*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetSignalQuality(MS_U16 *u16Quality)
737*53ee8cc1Swenshuai.xi {
738*53ee8cc1Swenshuai.xi return MDrv_DMD_DVBT2_GetSignalQualityWithRFPower(u16Quality, 200.0f);
739*53ee8cc1Swenshuai.xi }
740*53ee8cc1Swenshuai.xi */
741*53ee8cc1Swenshuai.xi
742*53ee8cc1Swenshuai.xi #if 0
743*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetSignalQualityWithRFPower(MS_U16 *u16Quality, float fRFPowerDbm)
744*53ee8cc1Swenshuai.xi {
745*53ee8cc1Swenshuai.xi MS_U8 u8SarValue=0;
746*53ee8cc1Swenshuai.xi MS_BOOL bRet=0;
747*53ee8cc1Swenshuai.xi
748*53ee8cc1Swenshuai.xi DMD_LOCK();
749*53ee8cc1Swenshuai.xi if (_sDMD_DVBT2_InitData.u8SarChannel != 0xFF)
750*53ee8cc1Swenshuai.xi {
751*53ee8cc1Swenshuai.xi u8SarValue=MDrv_SAR_Adc_GetValue(_sDMD_DVBT2_InitData.u8SarChannel);
752*53ee8cc1Swenshuai.xi }
753*53ee8cc1Swenshuai.xi else
754*53ee8cc1Swenshuai.xi {
755*53ee8cc1Swenshuai.xi u8SarValue=0xFF;
756*53ee8cc1Swenshuai.xi }
757*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetSignalQuality(u16Quality, (const DMD_DVBT2_InitData *)(&_sDMD_DVBT2_InitData), u8SarValue, fRFPowerDbm);
758*53ee8cc1Swenshuai.xi DMD_UNLOCK();
759*53ee8cc1Swenshuai.xi
760*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
761*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
762*53ee8cc1Swenshuai.xi {
763*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_GetSignalQuality %d\n", *u16Quality);
764*53ee8cc1Swenshuai.xi }
765*53ee8cc1Swenshuai.xi #endif
766*53ee8cc1Swenshuai.xi return bRet;
767*53ee8cc1Swenshuai.xi }
768*53ee8cc1Swenshuai.xi #endif
769*53ee8cc1Swenshuai.xi
770*53ee8cc1Swenshuai.xi #if 0
771*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetSNR(float *fSNR)
772*53ee8cc1Swenshuai.xi {
773*53ee8cc1Swenshuai.xi DMD_LOCK();
774*53ee8cc1Swenshuai.xi *fSNR=INTERN_DVBT2_GetSNR();
775*53ee8cc1Swenshuai.xi DMD_UNLOCK();
776*53ee8cc1Swenshuai.xi
777*53ee8cc1Swenshuai.xi return TRUE;
778*53ee8cc1Swenshuai.xi }
779*53ee8cc1Swenshuai.xi
780*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetPostLdpcBer(float *ber)
781*53ee8cc1Swenshuai.xi {
782*53ee8cc1Swenshuai.xi MS_BOOL bRet;
783*53ee8cc1Swenshuai.xi
784*53ee8cc1Swenshuai.xi DMD_LOCK();
785*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetPostLdpcBer(ber);
786*53ee8cc1Swenshuai.xi DMD_UNLOCK();
787*53ee8cc1Swenshuai.xi
788*53ee8cc1Swenshuai.xi return bRet;
789*53ee8cc1Swenshuai.xi }
790*53ee8cc1Swenshuai.xi #else
DMD_DVBT2_GetSNR(MS_U16 * u16_snr100,MS_U8 * snr_cali,MS_U8 * u8_gi)791*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetSNR (MS_U16 *u16_snr100, MS_U8 *snr_cali, MS_U8 *u8_gi)
792*53ee8cc1Swenshuai.xi {
793*53ee8cc1Swenshuai.xi MS_BOOL bRet;
794*53ee8cc1Swenshuai.xi
795*53ee8cc1Swenshuai.xi DMD_LOCK();
796*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetSNR (u16_snr100, snr_cali, u8_gi);
797*53ee8cc1Swenshuai.xi DMD_UNLOCK();
798*53ee8cc1Swenshuai.xi
799*53ee8cc1Swenshuai.xi return TRUE;
800*53ee8cc1Swenshuai.xi }
801*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetPostLdpcBer(MS_U32 * BitErr_reg,MS_U16 * BitErrPeriod_reg,MS_U16 * FecType)802*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetPostLdpcBer(MS_U32 *BitErr_reg, MS_U16 *BitErrPeriod_reg, MS_U16 *FecType)
803*53ee8cc1Swenshuai.xi {
804*53ee8cc1Swenshuai.xi MS_BOOL bRet;
805*53ee8cc1Swenshuai.xi
806*53ee8cc1Swenshuai.xi DMD_LOCK();
807*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetPostLdpcBer(BitErr_reg, BitErrPeriod_reg, FecType);
808*53ee8cc1Swenshuai.xi DMD_UNLOCK();
809*53ee8cc1Swenshuai.xi
810*53ee8cc1Swenshuai.xi return bRet;
811*53ee8cc1Swenshuai.xi }
812*53ee8cc1Swenshuai.xi #endif
813*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetPreLdpcBer(MS_U32 * BitErr_reg,MS_U16 * BitErrPeriod_reg,MS_U16 * FecType)814*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetPreLdpcBer(MS_U32 *BitErr_reg, MS_U16 *BitErrPeriod_reg, MS_U16 *FecType)
815*53ee8cc1Swenshuai.xi {
816*53ee8cc1Swenshuai.xi MS_BOOL bRet;
817*53ee8cc1Swenshuai.xi
818*53ee8cc1Swenshuai.xi DMD_LOCK();
819*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetPreLdpcBer(BitErr_reg, BitErrPeriod_reg, FecType);
820*53ee8cc1Swenshuai.xi DMD_UNLOCK();
821*53ee8cc1Swenshuai.xi
822*53ee8cc1Swenshuai.xi return bRet;
823*53ee8cc1Swenshuai.xi }
824*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetPacketErr(MS_U16 * pktErr)825*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetPacketErr(MS_U16 *pktErr)
826*53ee8cc1Swenshuai.xi {
827*53ee8cc1Swenshuai.xi MS_BOOL bRet;
828*53ee8cc1Swenshuai.xi // float fBER;
829*53ee8cc1Swenshuai.xi
830*53ee8cc1Swenshuai.xi DMD_LOCK();
831*53ee8cc1Swenshuai.xi // INTERN_DVBT2_GetPostLdpcBer(&fBER);
832*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_GetPacketErr(pktErr);
833*53ee8cc1Swenshuai.xi // if ((*pktErr ==1) && (fBER<= 0.000001)) // for no signal case, from Oga
834*53ee8cc1Swenshuai.xi // {
835*53ee8cc1Swenshuai.xi // *pktErr = 0x3FF;
836*53ee8cc1Swenshuai.xi // }
837*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
838*53ee8cc1Swenshuai.xi if (_u8DMDDbgLevel >= DMD_T2_DBGLV_DEBUG)
839*53ee8cc1Swenshuai.xi {
840*53ee8cc1Swenshuai.xi printf("MDrv_DMD_DVBT2_GetPacketErr %d\n", *pktErr);
841*53ee8cc1Swenshuai.xi }
842*53ee8cc1Swenshuai.xi #endif
843*53ee8cc1Swenshuai.xi DMD_UNLOCK();
844*53ee8cc1Swenshuai.xi
845*53ee8cc1Swenshuai.xi return bRet;
846*53ee8cc1Swenshuai.xi }
847*53ee8cc1Swenshuai.xi
848*53ee8cc1Swenshuai.xi
849*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetL1Info(MS_U16 * u16Info,DMD_DVBT2_SIGNAL_INFO eSignalType)850*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetL1Info(MS_U16 *u16Info, DMD_DVBT2_SIGNAL_INFO eSignalType)
851*53ee8cc1Swenshuai.xi {
852*53ee8cc1Swenshuai.xi MS_BOOL bRet;
853*53ee8cc1Swenshuai.xi
854*53ee8cc1Swenshuai.xi DMD_LOCK();
855*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_Get_L1_Parameter(u16Info, eSignalType );
856*53ee8cc1Swenshuai.xi DMD_UNLOCK();
857*53ee8cc1Swenshuai.xi
858*53ee8cc1Swenshuai.xi return bRet;
859*53ee8cc1Swenshuai.xi }
860*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetFreqOffset(MS_U32 * CfoTd_reg,MS_U32 * CfoFd_reg,MS_U32 * Icfo_reg,MS_U8 * fft_reg)861*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetFreqOffset(MS_U32 *CfoTd_reg, MS_U32 *CfoFd_reg, MS_U32 *Icfo_reg, MS_U8 *fft_reg)
862*53ee8cc1Swenshuai.xi {
863*53ee8cc1Swenshuai.xi MS_BOOL bRet;
864*53ee8cc1Swenshuai.xi
865*53ee8cc1Swenshuai.xi DMD_LOCK();
866*53ee8cc1Swenshuai.xi bRet=INTERN_DVBT2_Get_FreqOffset(CfoTd_reg, CfoFd_reg, Icfo_reg, fft_reg);
867*53ee8cc1Swenshuai.xi DMD_UNLOCK();
868*53ee8cc1Swenshuai.xi
869*53ee8cc1Swenshuai.xi return bRet;
870*53ee8cc1Swenshuai.xi }
871*53ee8cc1Swenshuai.xi
872*53ee8cc1Swenshuai.xi
873*53ee8cc1Swenshuai.xi #if 0
874*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_NORDIG_SSI_Table_Write(DMD_T2_CONSTEL constel, DMD_T2_CODERATE code_rate, float write_value)
875*53ee8cc1Swenshuai.xi {
876*53ee8cc1Swenshuai.xi return INTERN_DVBT2_NORDIG_SSI_Table_Write(constel, code_rate, write_value);
877*53ee8cc1Swenshuai.xi }
878*53ee8cc1Swenshuai.xi
879*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_NORDIG_SSI_Table_Read(DMD_T2_CONSTEL constel, DMD_T2_CODERATE code_rate, float *read_value)
880*53ee8cc1Swenshuai.xi {
881*53ee8cc1Swenshuai.xi return INTERN_DVBT2_NORDIG_SSI_Table_Read(constel, code_rate, read_value);
882*53ee8cc1Swenshuai.xi }
883*53ee8cc1Swenshuai.xi #endif
884*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetPowerState(EN_POWER_MODE u16PowerState)885*53ee8cc1Swenshuai.xi MS_U32 DMD_DVBT2_SetPowerState(EN_POWER_MODE u16PowerState)
886*53ee8cc1Swenshuai.xi {
887*53ee8cc1Swenshuai.xi static EN_POWER_MODE _prev_u16PowerState = E_POWER_MECHANICAL;
888*53ee8cc1Swenshuai.xi MS_U32 u32Return = UTOPIA_STATUS_FAIL;
889*53ee8cc1Swenshuai.xi u32Return = u32Return;
890*53ee8cc1Swenshuai.xi
891*53ee8cc1Swenshuai.xi if(bIsDVBT2 == TRUE)
892*53ee8cc1Swenshuai.xi {
893*53ee8cc1Swenshuai.xi
894*53ee8cc1Swenshuai.xi if (u16PowerState == E_POWER_SUSPEND)
895*53ee8cc1Swenshuai.xi {
896*53ee8cc1Swenshuai.xi DMD_DVBT2_Exit();
897*53ee8cc1Swenshuai.xi _prev_u16PowerState = u16PowerState;
898*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_SUCCESS;//SUSPEND_OK;
899*53ee8cc1Swenshuai.xi }
900*53ee8cc1Swenshuai.xi else if (u16PowerState == E_POWER_RESUME)
901*53ee8cc1Swenshuai.xi {
902*53ee8cc1Swenshuai.xi if (_prev_u16PowerState == E_POWER_SUSPEND)
903*53ee8cc1Swenshuai.xi {
904*53ee8cc1Swenshuai.xi DMD_DVBT2_Init(&_sDMD_DVBT2_InitData, sizeof(_sDMD_DVBT2_InitData));
905*53ee8cc1Swenshuai.xi _prev_u16PowerState = u16PowerState;
906*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_SUCCESS;//RESUME_OK;
907*53ee8cc1Swenshuai.xi }
908*53ee8cc1Swenshuai.xi else
909*53ee8cc1Swenshuai.xi {
910*53ee8cc1Swenshuai.xi printf("[%s,%5d]It is not suspended yet. We shouldn't resume\n",__FUNCTION__,__LINE__);
911*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_FAIL;//SUSPEND_FAILED;
912*53ee8cc1Swenshuai.xi }
913*53ee8cc1Swenshuai.xi }
914*53ee8cc1Swenshuai.xi else
915*53ee8cc1Swenshuai.xi {
916*53ee8cc1Swenshuai.xi printf("[%s,%5d]Do Nothing: %d\n",__FUNCTION__,__LINE__,u16PowerState);
917*53ee8cc1Swenshuai.xi u32Return = FALSE;
918*53ee8cc1Swenshuai.xi }
919*53ee8cc1Swenshuai.xi
920*53ee8cc1Swenshuai.xi }
921*53ee8cc1Swenshuai.xi else
922*53ee8cc1Swenshuai.xi {
923*53ee8cc1Swenshuai.xi ULOGD("DEMOD","\r\n ====== DVBT2 doesn't need to Suspend/Resume at Non-DVBT2 mode ====== \r\n");
924*53ee8cc1Swenshuai.xi u32Return = FALSE;
925*53ee8cc1Swenshuai.xi }
926*53ee8cc1Swenshuai.xi return UTOPIA_STATUS_SUCCESS;
927*53ee8cc1Swenshuai.xi }
928*53ee8cc1Swenshuai.xi
929*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetPlpBitMap(MS_U8 * u8PlpBitMap)930*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetPlpBitMap(MS_U8* u8PlpBitMap)
931*53ee8cc1Swenshuai.xi {
932*53ee8cc1Swenshuai.xi return INTERN_DVBT2_GetPlpBitMap(u8PlpBitMap);
933*53ee8cc1Swenshuai.xi }
934*53ee8cc1Swenshuai.xi
DMD_DVBT2_GetPlpGroupID(MS_U8 u8PlpID,MS_U8 * u8GroupID)935*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_GetPlpGroupID(MS_U8 u8PlpID, MS_U8* u8GroupID)
936*53ee8cc1Swenshuai.xi {
937*53ee8cc1Swenshuai.xi return INTERN_DVBT2_GetPlpGroupID(u8PlpID, u8GroupID);
938*53ee8cc1Swenshuai.xi }
939*53ee8cc1Swenshuai.xi
DMD_DVBT2_SetPlpID(MS_U8 u8PlpID,MS_U8 u8GroupID)940*53ee8cc1Swenshuai.xi MS_BOOL DMD_DVBT2_SetPlpID(MS_U8 u8PlpID, MS_U8 u8GroupID)
941*53ee8cc1Swenshuai.xi {
942*53ee8cc1Swenshuai.xi MS_BOOL bRet = FALSE;
943*53ee8cc1Swenshuai.xi
944*53ee8cc1Swenshuai.xi if (INTERN_DVBT2_GetLock(E_DMD_DVBT2_FEC_LOCK) == TRUE)
945*53ee8cc1Swenshuai.xi {
946*53ee8cc1Swenshuai.xi if (u8PlpID != 0xFF)
947*53ee8cc1Swenshuai.xi {
948*53ee8cc1Swenshuai.xi MS_U16 u16Retry = 0;
949*53ee8cc1Swenshuai.xi MS_U8 u8GroupId = 0;
950*53ee8cc1Swenshuai.xi MsOS_DelayTask(500);
951*53ee8cc1Swenshuai.xi
952*53ee8cc1Swenshuai.xi bRet = INTERN_DVBT2_GetPlpGroupID(u8PlpID, &u8GroupId);
953*53ee8cc1Swenshuai.xi while ((bRet == FALSE) && (u16Retry < 60))
954*53ee8cc1Swenshuai.xi {
955*53ee8cc1Swenshuai.xi u16Retry++;
956*53ee8cc1Swenshuai.xi printf("DoSet_DVBT2 get groupid retry %d \n", u16Retry);
957*53ee8cc1Swenshuai.xi MsOS_DelayTask(100);
958*53ee8cc1Swenshuai.xi bRet = INTERN_DVBT2_GetPlpGroupID(u8PlpID, &u8GroupId);
959*53ee8cc1Swenshuai.xi }
960*53ee8cc1Swenshuai.xi if (bRet == FALSE)
961*53ee8cc1Swenshuai.xi {
962*53ee8cc1Swenshuai.xi printf("DoSet_DVBT2() INTERN_DVBT2_GetPlpGroupID(%d) Error \n", u8PlpID);
963*53ee8cc1Swenshuai.xi return FALSE;
964*53ee8cc1Swenshuai.xi }
965*53ee8cc1Swenshuai.xi
966*53ee8cc1Swenshuai.xi bRet = INTERN_DVBT2_SetPlpGroupID(u8PlpID, u8GroupId);
967*53ee8cc1Swenshuai.xi if (bRet == FALSE)
968*53ee8cc1Swenshuai.xi {
969*53ee8cc1Swenshuai.xi printf("DoSet_DVBT2() INTERN_DVBT2_SetPlpGroupID(%d,%d) Error", u8PlpID, u8GroupId);
970*53ee8cc1Swenshuai.xi return FALSE;
971*53ee8cc1Swenshuai.xi }
972*53ee8cc1Swenshuai.xi }
973*53ee8cc1Swenshuai.xi }
974*53ee8cc1Swenshuai.xi else
975*53ee8cc1Swenshuai.xi {
976*53ee8cc1Swenshuai.xi return FALSE;
977*53ee8cc1Swenshuai.xi }
978*53ee8cc1Swenshuai.xi
979*53ee8cc1Swenshuai.xi return TRUE;
980*53ee8cc1Swenshuai.xi }
981*53ee8cc1Swenshuai.xi
982*53ee8cc1Swenshuai.xi
983*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
984*53ee8cc1Swenshuai.xi // Global Functions
985*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
DVBT2Open(void ** ppInstance,MS_U32 u32ModuleVersion,void * pAttribute)986*53ee8cc1Swenshuai.xi MS_U32 DVBT2Open(void** ppInstance, MS_U32 u32ModuleVersion, void* pAttribute)
987*53ee8cc1Swenshuai.xi {
988*53ee8cc1Swenshuai.xi DVBT2_INSTANT_PRIVATE *pDvbt2Pri= NULL;
989*53ee8cc1Swenshuai.xi
990*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c]DVBT2Open\n"));
991*53ee8cc1Swenshuai.xi
992*53ee8cc1Swenshuai.xi // void *pDvbtPriVoid = NULL;
993*53ee8cc1Swenshuai.xi
994*53ee8cc1Swenshuai.xi UtopiaInstanceCreate(sizeof(DVBT2_INSTANT_PRIVATE), ppInstance);
995*53ee8cc1Swenshuai.xi UtopiaInstanceGetPrivate(*ppInstance, (void*)&pDvbt2Pri);
996*53ee8cc1Swenshuai.xi // pDvbtPri = (DVBT_INSTANT_PRIVATE*)pDvbtPriVoid;
997*53ee8cc1Swenshuai.xi
998*53ee8cc1Swenshuai.xi
999*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_Init =DMD_DVBT2_Init;
1000*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_Exit =DMD_DVBT2_Exit;
1001*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetDbgLevel =DMD_DVBT2_SetDbgLevel;
1002*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetInfo =DMD_DVBT2_GetInfo;
1003*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetLibVer =DMD_DVBT2_GetLibVer;
1004*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetFWVer =DMD_DVBT2_GetFWVer;
1005*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetReg =DMD_DVBT2_GetReg;
1006*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetReg =DMD_DVBT2_SetReg;
1007*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetSerialControl =DMD_DVBT2_SetSerialControl;
1008*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetReset =DMD_DVBT2_SetReset;
1009*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetConfig =DMD_DVBT2_SetConfig;
1010*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetActive =DMD_DVBT2_SetActive;
1011*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetLock =DMD_DVBT2_GetLock;
1012*53ee8cc1Swenshuai.xi // pDvbt2Pri->fpDVBT2_GetSignalStrengthWithRFPower =DMD_DVBT2_GetSignalStrengthWithRFPower;
1013*53ee8cc1Swenshuai.xi // pDvbt2Pri->fpDVBT2_GetSignalQualityWithRFPower =DMD_DVBT2_GetSignalQualityWithRFPower;
1014*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetSNR =DMD_DVBT2_GetSNR;
1015*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetPostLdpcBer =DMD_DVBT2_GetPostLdpcBer;
1016*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetPreLdpcBer =DMD_DVBT2_GetPreLdpcBer;
1017*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetPacketErr =DMD_DVBT2_GetPacketErr;
1018*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetL1Info =DMD_DVBT2_GetL1Info;
1019*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetFreqOffset =DMD_DVBT2_GetFreqOffset;
1020*53ee8cc1Swenshuai.xi // pDvbt2Pri->fpDVBT2_NORDIG_SSI_Table_Write =DMD_DVBT2_NORDIG_SSI_Table_Write;
1021*53ee8cc1Swenshuai.xi // pDvbt2Pri->fpDVBT2_NORDIG_SSI_Table_Read =DMD_DVBT2_NORDIG_SSI_Table_Read;
1022*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetPowerState =DMD_DVBT2_SetPowerState;
1023*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetPlpBitMap =DMD_DVBT2_GetPlpBitMap;
1024*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_GetPlpGroupID =DMD_DVBT2_GetPlpGroupID;
1025*53ee8cc1Swenshuai.xi pDvbt2Pri->fpDVBT2_SetPlpID =DMD_DVBT2_SetPlpID;
1026*53ee8cc1Swenshuai.xi
1027*53ee8cc1Swenshuai.xi //return TRUE;
1028*53ee8cc1Swenshuai.xi return UTOPIA_STATUS_SUCCESS;
1029*53ee8cc1Swenshuai.xi }
1030*53ee8cc1Swenshuai.xi
DVBT2Ioctl(void * pInstance,MS_U32 u32Cmd,void * pArgs)1031*53ee8cc1Swenshuai.xi MS_U32 DVBT2Ioctl(void* pInstance, MS_U32 u32Cmd, void* pArgs)
1032*53ee8cc1Swenshuai.xi {
1033*53ee8cc1Swenshuai.xi
1034*53ee8cc1Swenshuai.xi void* pModule = NULL;
1035*53ee8cc1Swenshuai.xi UtopiaInstanceGetModule(pInstance, &pModule);
1036*53ee8cc1Swenshuai.xi
1037*53ee8cc1Swenshuai.xi //void* pResource = NULL;
1038*53ee8cc1Swenshuai.xi
1039*53ee8cc1Swenshuai.xi DVBT2_INSTANT_PRIVATE* psDVBT2InstPri = NULL;
1040*53ee8cc1Swenshuai.xi void* psDVBT2InstPriVoid = NULL;
1041*53ee8cc1Swenshuai.xi UtopiaInstanceGetPrivate(pInstance, (void**)&psDVBT2InstPriVoid);
1042*53ee8cc1Swenshuai.xi psDVBT2InstPri = (DVBT2_INSTANT_PRIVATE*)psDVBT2InstPriVoid;
1043*53ee8cc1Swenshuai.xi
1044*53ee8cc1Swenshuai.xi MS_BOOL bRet = FALSE;
1045*53ee8cc1Swenshuai.xi
1046*53ee8cc1Swenshuai.xi #if 0
1047*53ee8cc1Swenshuai.xi if (UtopiaResourceObtain(pModule, DVBT_POOL_ID_DMD0, &pResource) != 0)
1048*53ee8cc1Swenshuai.xi {
1049*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","UtopiaResourceObtainToInstant fail\n"));
1050*53ee8cc1Swenshuai.xi return UTOPIA_STATUS_ERR_RESOURCE;
1051*53ee8cc1Swenshuai.xi }
1052*53ee8cc1Swenshuai.xi
1053*53ee8cc1Swenshuai.xi psDMD_DVBT_ResData = ((PDVBT_RESOURCE_PRIVATE)pResource)->sDMD_DVBT_ResData;
1054*53ee8cc1Swenshuai.xi #endif
1055*53ee8cc1Swenshuai.xi
1056*53ee8cc1Swenshuai.xi
1057*53ee8cc1Swenshuai.xi
1058*53ee8cc1Swenshuai.xi switch (u32Cmd)
1059*53ee8cc1Swenshuai.xi {
1060*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_Init:
1061*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c]DVBT2Ioctl - MDrv_DMD_DVBT2_Init\n"));
1062*53ee8cc1Swenshuai.xi bRet = psDVBT2InstPri->fpDVBT2_Init( (((PDVBT2_INIT_PARAM)pArgs)->pDMD_DVBT2_InitData), ((PDVBT2_INIT_PARAM)pArgs)->u32InitDataLen);
1063*53ee8cc1Swenshuai.xi ((PDVBT2_INIT_PARAM)pArgs)->ret=bRet;
1064*53ee8cc1Swenshuai.xi break;
1065*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_Exit :
1066*53ee8cc1Swenshuai.xi bRet = psDVBT2InstPri->fpDVBT2_Exit();
1067*53ee8cc1Swenshuai.xi ((PDVBT2_EXIT_PARAM)pArgs)->ret=bRet;
1068*53ee8cc1Swenshuai.xi break;
1069*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetDbgLevel:
1070*53ee8cc1Swenshuai.xi bRet = psDVBT2InstPri->fpDVBT2_SetDbgLevel(((PDVBT2_SETDBGLEVEL_PARAM)pArgs)->u8DbgLevel);
1071*53ee8cc1Swenshuai.xi ((PDVBT2_SETDBGLEVEL_PARAM)pArgs)->ret=bRet;
1072*53ee8cc1Swenshuai.xi break;
1073*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetInfo:
1074*53ee8cc1Swenshuai.xi ((PDVBT2_GETINFO_PARAM)pArgs)->pInfo=psDVBT2InstPri->fpDVBT2_GetInfo(((PDVBT2_GETINFO_PARAM)pArgs)->eInfoType);
1075*53ee8cc1Swenshuai.xi bRet=true;
1076*53ee8cc1Swenshuai.xi break;
1077*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetLibVer:
1078*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetLibVer(((PDVBT2_GETLIBVER_PARAM)pArgs)->ppVersion);
1079*53ee8cc1Swenshuai.xi ((PDVBT2_GETLIBVER_PARAM)pArgs)->ret=bRet;
1080*53ee8cc1Swenshuai.xi break;
1081*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetFWVer:
1082*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetFWVer(((PDVBT2_GETFWVER_PARAM)pArgs)->ver);
1083*53ee8cc1Swenshuai.xi ((PDVBT2_GETFWVER_PARAM)pArgs)->ret=bRet;
1084*53ee8cc1Swenshuai.xi break;
1085*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetReg:
1086*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri ->fpDVBT2_GetReg(((PDVBT2_GETREG_PARAM)pArgs)->u16Addr,((PDVBT2_GETREG_PARAM)pArgs)->pu8Data);
1087*53ee8cc1Swenshuai.xi ((PDVBT2_GETREG_PARAM)pArgs)->ret=bRet;
1088*53ee8cc1Swenshuai.xi break;
1089*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetReg:
1090*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_SetReg(((PDVBT2_SETREG_PARAM)pArgs)->u16Addr,((PDVBT2_SETREG_PARAM)pArgs)->u8Data);
1091*53ee8cc1Swenshuai.xi ((PDVBT2_SETREG_PARAM)pArgs)->ret=bRet;
1092*53ee8cc1Swenshuai.xi break;
1093*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetSerialControl:
1094*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_SetSerialControl(((PDVBT2_SETSERIALCONTROL_PARAM)pArgs)->bEnable);
1095*53ee8cc1Swenshuai.xi ((PDVBT2_SETSERIALCONTROL_PARAM)pArgs)->ret=bRet;
1096*53ee8cc1Swenshuai.xi break;
1097*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetReset:
1098*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_SetReset();
1099*53ee8cc1Swenshuai.xi break;
1100*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetConfig:
1101*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_SetConfig(((PDVBT2_SETCONFIG_PARAM)pArgs)->BW,((PDVBT2_SETCONFIG_PARAM)pArgs)->bSerialTS,((PDVBT2_SETCONFIG_PARAM)pArgs)->u8PlpID);
1102*53ee8cc1Swenshuai.xi ((PDVBT2_SETCONFIG_PARAM)pArgs)->ret=bRet;
1103*53ee8cc1Swenshuai.xi break;
1104*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetActive:
1105*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_SetActive(((PDVBT2_SETACTIVE_PARAM)pArgs)->bEnable);
1106*53ee8cc1Swenshuai.xi ((PDVBT2_SETACTIVE_PARAM)pArgs)->ret=bRet;
1107*53ee8cc1Swenshuai.xi break;
1108*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetLock:
1109*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetLock(((PDVBT2_GETLOCK_PARAM)pArgs)->eType,((PDVBT2_GETLOCK_PARAM)pArgs)->eLockStatus);
1110*53ee8cc1Swenshuai.xi ((PDVBT2_GETLOCK_PARAM)pArgs)->ret=bRet;
1111*53ee8cc1Swenshuai.xi break;
1112*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetSNR:
1113*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetSNR(((PDVBT2_GETSNR_PARAM)pArgs)->u16_snr100, ((PDVBT2_GETSNR_PARAM)pArgs)->snr_cali, ((PDVBT2_GETSNR_PARAM)pArgs)->u8_gi);
1114*53ee8cc1Swenshuai.xi ((PDVBT2_GETSNR_PARAM)pArgs)->ret=bRet;
1115*53ee8cc1Swenshuai.xi break;
1116*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetPostLdpcBer:
1117*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetPostLdpcBer(((PDVBT2_GETPOSTLDPCBER_PARAM)pArgs)->BitErr_reg, ((PDVBT2_GETPOSTLDPCBER_PARAM)pArgs)->BitErrPeriod_reg, ((PDVBT2_GETPOSTLDPCBER_PARAM)pArgs)->FecType);
1118*53ee8cc1Swenshuai.xi ((PDVBT2_GETPOSTLDPCBER_PARAM)pArgs)->ret=bRet;
1119*53ee8cc1Swenshuai.xi break;
1120*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetPreLdpcBer:
1121*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetPreLdpcBer(((PDVBT2_GETPRELDPCBERPARAM)pArgs)->BitErr_reg, ((PDVBT2_GETPRELDPCBERPARAM)pArgs)->BitErrPeriod_reg, ((PDVBT2_GETPRELDPCBERPARAM)pArgs)->FecType);
1122*53ee8cc1Swenshuai.xi ((PDVBT2_GETPRELDPCBERPARAM)pArgs)->ret=bRet;
1123*53ee8cc1Swenshuai.xi break;
1124*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetPacketErr:
1125*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetPacketErr(((PDVBT2_GETPACKETERRPARAM)pArgs)->pktErr);
1126*53ee8cc1Swenshuai.xi ((PDVBT2_GETPACKETERRPARAM)pArgs)->ret=bRet;
1127*53ee8cc1Swenshuai.xi break;
1128*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetL1Info:
1129*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetL1Info(((PDVBT2_GETL1INFO_PARAM)pArgs)->u16Info,((PDVBT2_GETL1INFO_PARAM)pArgs)->eSignalType);
1130*53ee8cc1Swenshuai.xi ((PDVBT2_GETL1INFO_PARAM)pArgs)->ret=bRet;
1131*53ee8cc1Swenshuai.xi break;
1132*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetFreqOffset:
1133*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetFreqOffset(((PDVBT2_GETFREQOFFSET_PARAM)pArgs)->CfoTd_reg, ((PDVBT2_GETFREQOFFSET_PARAM)pArgs)->CfoFd_reg, ((PDVBT2_GETFREQOFFSET_PARAM)pArgs)->Icfo_reg, ((PDVBT2_GETFREQOFFSET_PARAM)pArgs)->fft_reg);
1134*53ee8cc1Swenshuai.xi ((PDVBT2_GETFREQOFFSET_PARAM)pArgs)->ret=bRet;
1135*53ee8cc1Swenshuai.xi break;
1136*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetPowerState:
1137*53ee8cc1Swenshuai.xi ((PDVBT2_SETPOWERSTATE_PARAM)pArgs)->ret=psDVBT2InstPri->fpDVBT2_SetPowerState(((PDVBT2_SETPOWERSTATE_PARAM)pArgs)->u16PowerState);
1138*53ee8cc1Swenshuai.xi bRet=TRUE;
1139*53ee8cc1Swenshuai.xi break;
1140*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetPlpBitMap:
1141*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetPlpBitMap(((PDVBT2_GETPLPBITMAP_PARAM)pArgs)->u8PlpBitMap);
1142*53ee8cc1Swenshuai.xi ((PDVBT2_GETPLPBITMAP_PARAM)pArgs)->ret=bRet;
1143*53ee8cc1Swenshuai.xi break;
1144*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_GetPlpGroupID:
1145*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_GetPlpGroupID(((PDVBT2_GETPLPGROUPID_PARAM)pArgs)->u8PlpID,((PDVBT2_GETPLPGROUPID_PARAM)pArgs)->u8GroupID);
1146*53ee8cc1Swenshuai.xi ((PDVBT2_GETPLPGROUPID_PARAM)pArgs)->ret=bRet;
1147*53ee8cc1Swenshuai.xi break;
1148*53ee8cc1Swenshuai.xi case DMD_DVBT2_DRV_CMD_SetPlpID:
1149*53ee8cc1Swenshuai.xi bRet=psDVBT2InstPri->fpDVBT2_SetPlpID(((PDMD_DVBT2_SETPLPID_PARAM)pArgs)->u8PlpID,((PDMD_DVBT2_SETPLPID_PARAM)pArgs)->u8GroupID);
1150*53ee8cc1Swenshuai.xi ((PDMD_DVBT2_SETPLPID_PARAM)pArgs)->ret=bRet;
1151*53ee8cc1Swenshuai.xi break;
1152*53ee8cc1Swenshuai.xi default:
1153*53ee8cc1Swenshuai.xi break;
1154*53ee8cc1Swenshuai.xi }
1155*53ee8cc1Swenshuai.xi
1156*53ee8cc1Swenshuai.xi //jway suggest UtopiaResourceRelease(pResource);
1157*53ee8cc1Swenshuai.xi
1158*53ee8cc1Swenshuai.xi return (bRet ? UTOPIA_STATUS_SUCCESS : UTOPIA_STATUS_FAIL);
1159*53ee8cc1Swenshuai.xi }
1160*53ee8cc1Swenshuai.xi
DVBT2Close(void * pInstance)1161*53ee8cc1Swenshuai.xi MS_U32 DVBT2Close(void* pInstance)
1162*53ee8cc1Swenshuai.xi {
1163*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c]DVBT2Close\n"));
1164*53ee8cc1Swenshuai.xi
1165*53ee8cc1Swenshuai.xi UtopiaInstanceDelete(pInstance);
1166*53ee8cc1Swenshuai.xi
1167*53ee8cc1Swenshuai.xi return UTOPIA_STATUS_SUCCESS;
1168*53ee8cc1Swenshuai.xi }
1169*53ee8cc1Swenshuai.xi
DVBT2Str(MS_U32 u32PowerState,void * pModule)1170*53ee8cc1Swenshuai.xi MS_U32 DVBT2Str(MS_U32 u32PowerState, void* pModule)
1171*53ee8cc1Swenshuai.xi {
1172*53ee8cc1Swenshuai.xi MS_U32 u32Return = UTOPIA_STATUS_FAIL;
1173*53ee8cc1Swenshuai.xi MS_U32 u32Ret = 0;
1174*53ee8cc1Swenshuai.xi
1175*53ee8cc1Swenshuai.xi //UtopiaModuleGetSTRPrivate(pModule, (void**));
1176*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c]DVBT2Str\n"));
1177*53ee8cc1Swenshuai.xi
1178*53ee8cc1Swenshuai.xi printf("[YPDEBUG][drvDMD_INTERN_DVBT2_v2.c] DVBT2Str\n");
1179*53ee8cc1Swenshuai.xi
1180*53ee8cc1Swenshuai.xi if (u32PowerState == E_POWER_SUSPEND)
1181*53ee8cc1Swenshuai.xi {
1182*53ee8cc1Swenshuai.xi /* Please Implement Module Suspend Flow Here. */
1183*53ee8cc1Swenshuai.xi u32Ret = DMD_DVBT2_SetPowerState(E_POWER_SUSPEND);
1184*53ee8cc1Swenshuai.xi
1185*53ee8cc1Swenshuai.xi if(u32Ret == TRUE)
1186*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_SUCCESS;//SUSPEND_OK;
1187*53ee8cc1Swenshuai.xi else
1188*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_FAIL;
1189*53ee8cc1Swenshuai.xi
1190*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c][DVBT2Str] SUSPEND !\n"));
1191*53ee8cc1Swenshuai.xi }
1192*53ee8cc1Swenshuai.xi else if (u32PowerState == E_POWER_RESUME)
1193*53ee8cc1Swenshuai.xi {
1194*53ee8cc1Swenshuai.xi /* Please Implement Module Resume Flow Here. */
1195*53ee8cc1Swenshuai.xi u32Ret = DMD_DVBT2_SetPowerState(E_POWER_RESUME);
1196*53ee8cc1Swenshuai.xi
1197*53ee8cc1Swenshuai.xi if(u32Ret == TRUE)
1198*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_SUCCESS;//RESUME_OK;
1199*53ee8cc1Swenshuai.xi else
1200*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_FAIL;
1201*53ee8cc1Swenshuai.xi
1202*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c][DVBT2Str] RESUME !\n"));
1203*53ee8cc1Swenshuai.xi }
1204*53ee8cc1Swenshuai.xi else
1205*53ee8cc1Swenshuai.xi {
1206*53ee8cc1Swenshuai.xi u32Return = UTOPIA_STATUS_FAIL;
1207*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c][DVBT2Str] OTHERS !\n"));
1208*53ee8cc1Swenshuai.xi }
1209*53ee8cc1Swenshuai.xi
1210*53ee8cc1Swenshuai.xi return u32Return;// for success
1211*53ee8cc1Swenshuai.xi }
1212*53ee8cc1Swenshuai.xi
DVBT2RegisterToUtopia(void)1213*53ee8cc1Swenshuai.xi void DVBT2RegisterToUtopia(void)
1214*53ee8cc1Swenshuai.xi {
1215*53ee8cc1Swenshuai.xi // 1. deal with module
1216*53ee8cc1Swenshuai.xi
1217*53ee8cc1Swenshuai.xi void* pUtopiaModule = NULL;
1218*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c]DVBT2RegisterToUtopia\n"));
1219*53ee8cc1Swenshuai.xi // UtopiaModuleCreate(MODULE_DVBT, 8, &pUtopiaModule); //bryan: why this was taken out
1220*53ee8cc1Swenshuai.xi UtopiaModuleCreate(MODULE_DVBT2, 8, &pUtopiaModule);
1221*53ee8cc1Swenshuai.xi UtopiaModuleRegister(pUtopiaModule);
1222*53ee8cc1Swenshuai.xi UtopiaModuleSetupFunctionPtr(pUtopiaModule, (FUtopiaOpen)DVBT2Open, (FUtopiaClose)DVBT2Close, (FUtopiaIOctl)DVBT2Ioctl);
1223*53ee8cc1Swenshuai.xi
1224*53ee8cc1Swenshuai.xi printf("[YPDEBUG][drvDMD_INTERN_DVBT2_v2.c] DVBT2RegisterToUtopia\n");
1225*53ee8cc1Swenshuai.xi // Utopia2K STR
1226*53ee8cc1Swenshuai.xi #if defined(MSOS_TYPE_LINUX_KERNEL)
1227*53ee8cc1Swenshuai.xi DMD_DBG(ULOGD("DEMOD","[drvDMD_INTERN_DVBT2_v2.c][DVBT2RegisterToUtopia] KERNEL DVBT2Str!\n"));
1228*53ee8cc1Swenshuai.xi UtopiaModuleSetupSTRFunctionPtr(pUtopiaModule,(FUtopiaSTR)DVBT2Str);
1229*53ee8cc1Swenshuai.xi #endif
1230*53ee8cc1Swenshuai.xi }