14e6670feSJoseph Chen /* 24e6670feSJoseph Chen * (C) Copyright 2017 Rockchip Electronics Co., Ltd 34e6670feSJoseph Chen * 44e6670feSJoseph Chen * SPDX-License-Identifier: GPL-2.0+ 54e6670feSJoseph Chen */ 64e6670feSJoseph Chen 74e6670feSJoseph Chen #ifndef _ROCKCHIP_PLAT_IRQ_H_ 84e6670feSJoseph Chen #define _ROCKCHIP_PLAT_IRQ_H_ 94e6670feSJoseph Chen 10778da45fSJoseph Chen #if defined(CONFIG_ROCKCHIP_RK3128) 11778da45fSJoseph Chen #define GPIO0_PHYS 0x2007C000 12778da45fSJoseph Chen #define GPIO1_PHYS 0x20080000 13778da45fSJoseph Chen #define GPIO2_PHYS 0x20084000 14778da45fSJoseph Chen #define GPIO3_PHYS 0x20088000 15778da45fSJoseph Chen 16778da45fSJoseph Chen #define GIC_IRQS_NR (4 * 32) 17778da45fSJoseph Chen #define GPIO_IRQS_NR (4 * 32) 18778da45fSJoseph Chen 19778da45fSJoseph Chen #define GPIO_BANK_NUM 4 20778da45fSJoseph Chen #define GPIO_BANK_PINS 32 21778da45fSJoseph Chen 22b073251dSJoseph Chen #define IRQ_USB_OTG 42 236d0f6303SJoseph Chen #define IRQ_TIMER1 61 24778da45fSJoseph Chen #define IRQ_GPIO0 68 25778da45fSJoseph Chen #define IRQ_GPIO1 69 26a1b32c24SJoseph Chen #define IRQ_GPIO2 70 27778da45fSJoseph Chen #define IRQ_GPIO3 71 28778da45fSJoseph Chen 29778da45fSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK322X) 304e6670feSJoseph Chen #define GPIO0_PHYS 0x11110000 314e6670feSJoseph Chen #define GPIO1_PHYS 0x11120000 324e6670feSJoseph Chen #define GPIO2_PHYS 0x11130000 334e6670feSJoseph Chen #define GPIO3_PHYS 0x11140000 344e6670feSJoseph Chen 354e6670feSJoseph Chen #define GIC_IRQS_NR (4 * 32) 364e6670feSJoseph Chen #define GPIO_IRQS_NR (4 * 32) 374e6670feSJoseph Chen 384e6670feSJoseph Chen #define GPIO_BANK_NUM 4 394e6670feSJoseph Chen #define GPIO_BANK_PINS 32 404e6670feSJoseph Chen 41b073251dSJoseph Chen #define IRQ_USB_OTG 55 426d0f6303SJoseph Chen #define IRQ_TIMER1 76 43b0deaf68SZhangbin Tong #define IRQ_PWM 82 444e6670feSJoseph Chen #define IRQ_GPIO0 83 454e6670feSJoseph Chen #define IRQ_GPIO1 84 464e6670feSJoseph Chen #define IRQ_GPIO2 85 474e6670feSJoseph Chen #define IRQ_GPIO3 86 484e6670feSJoseph Chen 494e6670feSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3288) 504e6670feSJoseph Chen #define GPIO0_PHYS 0xFF750000 514e6670feSJoseph Chen #define GPIO1_PHYS 0xFF780000 524e6670feSJoseph Chen #define GPIO2_PHYS 0xFF790000 534e6670feSJoseph Chen #define GPIO3_PHYS 0xFF7A0000 544e6670feSJoseph Chen #define GPIO4_PHYS 0xFF7B0000 554e6670feSJoseph Chen #define GPIO5_PHYS 0xFF7C0000 564e6670feSJoseph Chen #define GPIO6_PHYS 0xFF7D0000 574e6670feSJoseph Chen #define GPIO7_PHYS 0xFF7E0000 584e6670feSJoseph Chen #define GPIO8_PHYS 0xFF7F0000 594e6670feSJoseph Chen 604e6670feSJoseph Chen #define GIC_IRQS_NR (5 * 32) 614e6670feSJoseph Chen #define GPIO_IRQS_NR (9 * 32) 624e6670feSJoseph Chen 634e6670feSJoseph Chen #define GPIO_BANK_NUM 9 644e6670feSJoseph Chen #define GPIO_BANK_PINS 32 654e6670feSJoseph Chen 66b073251dSJoseph Chen #define IRQ_USB_OTG 55 676d0f6303SJoseph Chen #define IRQ_TIMER1 99 68b0deaf68SZhangbin Tong #define IRQ_PWM 110 694e6670feSJoseph Chen #define IRQ_GPIO0 113 704e6670feSJoseph Chen #define IRQ_GPIO1 114 714e6670feSJoseph Chen #define IRQ_GPIO2 115 724e6670feSJoseph Chen #define IRQ_GPIO3 116 734e6670feSJoseph Chen #define IRQ_GPIO4 117 744e6670feSJoseph Chen #define IRQ_GPIO5 118 754e6670feSJoseph Chen #define IRQ_GPIO6 119 764e6670feSJoseph Chen #define IRQ_GPIO7 120 774e6670feSJoseph Chen #define IRQ_GPIO8 121 784e6670feSJoseph Chen 794e6670feSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3328) 804e6670feSJoseph Chen #define GPIO0_PHYS 0xFF210000 814e6670feSJoseph Chen #define GPIO1_PHYS 0xFF220000 824e6670feSJoseph Chen #define GPIO2_PHYS 0xFF230000 834e6670feSJoseph Chen #define GPIO3_PHYS 0xFF240000 844e6670feSJoseph Chen 854e6670feSJoseph Chen #define GIC_IRQS_NR (4 * 32) 864e6670feSJoseph Chen #define GPIO_IRQS_NR (4 * 32) 874e6670feSJoseph Chen 884e6670feSJoseph Chen #define GPIO_BANK_NUM 4 894e6670feSJoseph Chen #define GPIO_BANK_PINS 32 904e6670feSJoseph Chen 916d0f6303SJoseph Chen #define IRQ_TIMER1 76 92b0deaf68SZhangbin Tong #define IRQ_PWM 82 934e6670feSJoseph Chen #define IRQ_GPIO0 83 944e6670feSJoseph Chen #define IRQ_GPIO1 84 954e6670feSJoseph Chen #define IRQ_GPIO2 85 964e6670feSJoseph Chen #define IRQ_GPIO3 86 974e6670feSJoseph Chen 984e6670feSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3368) 994e6670feSJoseph Chen #define GPIO0_PHYS 0xFF750000 1004e6670feSJoseph Chen #define GPIO1_PHYS 0xFF780000 1014e6670feSJoseph Chen #define GPIO2_PHYS 0xFF790000 1024e6670feSJoseph Chen #define GPIO3_PHYS 0xFF7A0000 1034e6670feSJoseph Chen 1044e6670feSJoseph Chen #define GIC_IRQS_NR (5 * 32) 1054e6670feSJoseph Chen #define GPIO_IRQS_NR (4 * 32) 1064e6670feSJoseph Chen 1074e6670feSJoseph Chen #define GPIO_BANK_NUM 4 1084e6670feSJoseph Chen #define GPIO_BANK_PINS 32 1094e6670feSJoseph Chen 1101380460aSXiaoDong Huang #define IRQ_TIMER0 98 1111380460aSXiaoDong Huang #define IRQ_TIMER1 99 112b0deaf68SZhangbin Tong #define IRQ_PWM 110 1134e6670feSJoseph Chen #define IRQ_GPIO0 113 1144e6670feSJoseph Chen #define IRQ_GPIO1 114 1154e6670feSJoseph Chen #define IRQ_GPIO2 115 1164e6670feSJoseph Chen #define IRQ_GPIO3 116 1174e6670feSJoseph Chen 1184e6670feSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3399) 1194e6670feSJoseph Chen #define GPIO0_PHYS 0xFF720000 1204e6670feSJoseph Chen #define GPIO1_PHYS 0xFF730000 1214e6670feSJoseph Chen #define GPIO2_PHYS 0xFF780000 1224e6670feSJoseph Chen #define GPIO3_PHYS 0xFF788000 1234e6670feSJoseph Chen #define GPIO4_PHYS 0xFF790000 1244e6670feSJoseph Chen 1254e6670feSJoseph Chen #define IRQ_GPIO0 46 1264e6670feSJoseph Chen #define IRQ_GPIO1 47 1274e6670feSJoseph Chen #define IRQ_GPIO2 48 1284e6670feSJoseph Chen #define IRQ_GPIO3 49 1294e6670feSJoseph Chen #define IRQ_GPIO4 50 130b0deaf68SZhangbin Tong #define IRQ_PWM 93 1316d0f6303SJoseph Chen #define IRQ_TIMER1 114 /* non-secure */ 1324e6670feSJoseph Chen 1334e6670feSJoseph Chen #define GIC_IRQS_NR (6 * 32) 1344e6670feSJoseph Chen #define GPIO_IRQS_NR (5 * 32) 1354e6670feSJoseph Chen 1364e6670feSJoseph Chen #define GPIO_BANK_NUM 5 1374e6670feSJoseph Chen #define GPIO_BANK_PINS 32 13860848109SJoseph Chen 13960848109SJoseph Chen #elif defined(CONFIG_ROCKCHIP_PX30) 14060848109SJoseph Chen #define GPIO0_PHYS 0xff040000 14160848109SJoseph Chen #define GPIO1_PHYS 0xff250000 14260848109SJoseph Chen #define GPIO2_PHYS 0xff260000 14360848109SJoseph Chen #define GPIO3_PHYS 0xff270000 14460848109SJoseph Chen 14560848109SJoseph Chen #define IRQ_GPIO0 35 14660848109SJoseph Chen #define IRQ_GPIO1 36 14760848109SJoseph Chen #define IRQ_GPIO2 37 14860848109SJoseph Chen #define IRQ_GPIO3 38 14960848109SJoseph Chen #define IRQ_PWM0 56 15060848109SJoseph Chen #define IRQ_PWM1 57 15149f812ddSJoseph Chen #define IRQ_TIMER0 62 /* non-secure */ 15260848109SJoseph Chen #define IRQ_TIMER1 63 /* non-secure */ 15360848109SJoseph Chen 15460848109SJoseph Chen #define GIC_IRQS_NR (4 * 32) 15560848109SJoseph Chen #define GPIO_IRQS_NR (4 * 32) 15660848109SJoseph Chen 15760848109SJoseph Chen #define GPIO_BANK_NUM 4 15860848109SJoseph Chen #define GPIO_BANK_PINS 32 15960848109SJoseph Chen 1600b4bf976SJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3308) 1610b4bf976SJoseph Chen #define GPIO0_PHYS 0xff220000 1620b4bf976SJoseph Chen #define GPIO1_PHYS 0xff230000 1630b4bf976SJoseph Chen #define GPIO2_PHYS 0xff240000 1640b4bf976SJoseph Chen #define GPIO3_PHYS 0xff250000 1650b4bf976SJoseph Chen #define GPIO4_PHYS 0xff260000 1660b4bf976SJoseph Chen 1670b4bf976SJoseph Chen #define IRQ_TIMER1 58 /* ch0 ns timer1 */ 1680b4bf976SJoseph Chen #define IRQ_GPIO0 72 1690b4bf976SJoseph Chen #define IRQ_GPIO1 73 1700b4bf976SJoseph Chen #define IRQ_GPIO2 74 1710b4bf976SJoseph Chen #define IRQ_GPIO3 75 1720b4bf976SJoseph Chen #define IRQ_GPIO4 76 1730b4bf976SJoseph Chen 1740b4bf976SJoseph Chen #define GIC_IRQS_NR (5 * 32) 1750b4bf976SJoseph Chen #define GPIO_IRQS_NR (5 * 32) 1760b4bf976SJoseph Chen 1770b4bf976SJoseph Chen #define GPIO_BANK_NUM 5 1780b4bf976SJoseph Chen #define GPIO_BANK_PINS 32 17947ad8107SJoseph Chen 18047ad8107SJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK1808) 18147ad8107SJoseph Chen #define GPIO0_PHYS 0xff4c0000 18247ad8107SJoseph Chen #define GPIO1_PHYS 0xff690000 18347ad8107SJoseph Chen #define GPIO2_PHYS 0xff6a0000 18447ad8107SJoseph Chen #define GPIO3_PHYS 0xff6b0000 18547ad8107SJoseph Chen #define GPIO4_PHYS 0xff6c0000 18647ad8107SJoseph Chen 18747ad8107SJoseph Chen #define IRQ_GPIO0 35 18847ad8107SJoseph Chen #define IRQ_GPIO1 36 18947ad8107SJoseph Chen #define IRQ_GPIO2 37 19047ad8107SJoseph Chen #define IRQ_GPIO3 38 19147ad8107SJoseph Chen #define IRQ_GPIO4 114 19247ad8107SJoseph Chen 19347ad8107SJoseph Chen #define IRQ_TIMER0 58 19447ad8107SJoseph Chen #define IRQ_TIMER1 59 19547ad8107SJoseph Chen 19647ad8107SJoseph Chen #define GIC_IRQS_NR (5 * 32) 19747ad8107SJoseph Chen #define GPIO_IRQS_NR (5 * 32) 19847ad8107SJoseph Chen 19947ad8107SJoseph Chen #define GPIO_BANK_NUM 5 20047ad8107SJoseph Chen #define GPIO_BANK_PINS 32 20147ad8107SJoseph Chen 202b9dcc643SXuhui Lin #elif defined(CONFIG_ROCKCHIP_RV1103B) 203b9dcc643SXuhui Lin #define GPIO0_PHYS 0x20520000 204b9dcc643SXuhui Lin #define GPIO1_PHYS 0x20d80000 205b9dcc643SXuhui Lin #define GPIO2_PHYS 0x20840000 206b9dcc643SXuhui Lin 207b9dcc643SXuhui Lin #define GIC_IRQS_NR 159 208b9dcc643SXuhui Lin #define GPIO_IRQS_NR (3 * 32) 209b9dcc643SXuhui Lin 210b9dcc643SXuhui Lin #define GPIO_BANK_NUM 3 211b9dcc643SXuhui Lin #define GPIO_BANK_PINS 32 212b9dcc643SXuhui Lin 213b9dcc643SXuhui Lin #define IRQ_USB_OTG 47 214b9dcc643SXuhui Lin #define IRQ_TIMER1 65 215b9dcc643SXuhui Lin 216b9dcc643SXuhui Lin #define IRQ_GPIO0 IRQ_GPIO0_0 217b9dcc643SXuhui Lin #define IRQ_GPIO0_0 107 218b9dcc643SXuhui Lin #define IRQ_GPIO0_1 108 219b9dcc643SXuhui Lin #define IRQ_GPIO0_2 109 220b9dcc643SXuhui Lin #define IRQ_GPIO0_3 110 221b9dcc643SXuhui Lin 222b9dcc643SXuhui Lin #define IRQ_GPIO1 IRQ_GPIO1_0 223b9dcc643SXuhui Lin #define IRQ_GPIO1_0 111 224b9dcc643SXuhui Lin #define IRQ_GPIO1_1 112 225b9dcc643SXuhui Lin #define IRQ_GPIO1_2 113 226b9dcc643SXuhui Lin #define IRQ_GPIO1_3 114 227b9dcc643SXuhui Lin 228b9dcc643SXuhui Lin #define IRQ_GPIO2 IRQ_GPIO2_0 229b9dcc643SXuhui Lin #define IRQ_GPIO2_0 115 230b9dcc643SXuhui Lin #define IRQ_GPIO2_1 116 231b9dcc643SXuhui Lin #define IRQ_GPIO2_2 117 232b9dcc643SXuhui Lin #define IRQ_GPIO2_3 118 233b9dcc643SXuhui Lin 234c928344eSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RV1106) 235c928344eSJoseph Chen #define GPIO0_PHYS 0xff460000 236c928344eSJoseph Chen #define GPIO1_PHYS 0xff620000 237c928344eSJoseph Chen #define GPIO2_PHYS 0xff630000 238c928344eSJoseph Chen #define GPIO3_PHYS 0xff640000 239c928344eSJoseph Chen #define GPIO4_PHYS 0xff650000 240c928344eSJoseph Chen 241c928344eSJoseph Chen #define GIC_IRQS_NR (5 * 32) 242c928344eSJoseph Chen #define GPIO_IRQS_NR (5 * 32) 243c928344eSJoseph Chen 244c928344eSJoseph Chen #define GPIO_BANK_NUM 5 245c928344eSJoseph Chen #define GPIO_BANK_PINS 32 246c928344eSJoseph Chen 247c928344eSJoseph Chen #define IRQ_USB_OTG 117 248c928344eSJoseph Chen #define IRQ_TIMER1 57 249c928344eSJoseph Chen #define IRQ_GPIO0 66 250c928344eSJoseph Chen #define IRQ_GPIO1 67 251c928344eSJoseph Chen #define IRQ_GPIO2 68 252c928344eSJoseph Chen #define IRQ_GPIO3 69 253c928344eSJoseph Chen #define IRQ_GPIO4 70 254c928344eSJoseph Chen 255066e9bcbSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RV1126) 256066e9bcbSJoseph Chen #define GPIO0_PHYS 0xff460000 257066e9bcbSJoseph Chen #define GPIO1_PHYS 0xff620000 258066e9bcbSJoseph Chen #define GPIO2_PHYS 0xff630000 259066e9bcbSJoseph Chen #define GPIO3_PHYS 0xff640000 260066e9bcbSJoseph Chen #define GPIO4_PHYS 0xff650000 261066e9bcbSJoseph Chen 262066e9bcbSJoseph Chen #define GIC_IRQS_NR (5 * 32) 263066e9bcbSJoseph Chen #define GPIO_IRQS_NR (5 * 32) 264066e9bcbSJoseph Chen 265066e9bcbSJoseph Chen #define GPIO_BANK_NUM 5 266066e9bcbSJoseph Chen #define GPIO_BANK_PINS 32 267066e9bcbSJoseph Chen 268066e9bcbSJoseph Chen #define IRQ_USB_OTG 117 269066e9bcbSJoseph Chen #define IRQ_TIMER1 57 270066e9bcbSJoseph Chen #define IRQ_GPIO0 66 271066e9bcbSJoseph Chen #define IRQ_GPIO1 67 272066e9bcbSJoseph Chen #define IRQ_GPIO2 68 273066e9bcbSJoseph Chen #define IRQ_GPIO3 69 274066e9bcbSJoseph Chen #define IRQ_GPIO4 70 275066e9bcbSJoseph Chen 2764e72b326SXuhui Lin #elif defined(CONFIG_ROCKCHIP_RV1126B) 2774e72b326SXuhui Lin #define GPIO0_PHYS 0x20600000 2784e72b326SXuhui Lin #define GPIO1_PHYS 0x21300000 2794e72b326SXuhui Lin #define GPIO2_PHYS 0x21700000 2804e72b326SXuhui Lin #define GPIO3_PHYS 0x21e00000 2814e72b326SXuhui Lin #define GPIO4_PHYS 0x21800000 2824e72b326SXuhui Lin #define GPIO5_PHYS 0x21900000 2834e72b326SXuhui Lin #define GPIO6_PHYS 0x21a00000 2844e72b326SXuhui Lin #define GPIO7_PHYS 0x21b00000 2854e72b326SXuhui Lin 2864e72b326SXuhui Lin #define GIC_IRQS_NR 287 287*f30e68c4SXuhui Lin #define GPIO_IRQS_NR (8 * 32) 2884e72b326SXuhui Lin 289*f30e68c4SXuhui Lin #define GPIO_BANK_NUM 8 2904e72b326SXuhui Lin #define GPIO_BANK_PINS 32 2914e72b326SXuhui Lin 292*f30e68c4SXuhui Lin #define IRQ_TIMER0 99 293*f30e68c4SXuhui Lin #define IRQ_TIMER1 100 294*f30e68c4SXuhui Lin #define IRQ_TIMER2 101 295*f30e68c4SXuhui Lin #define IRQ_TIMER3 102 296*f30e68c4SXuhui Lin #define IRQ_TIMER4 103 297*f30e68c4SXuhui Lin #define IRQ_TIMER5 104 2984e72b326SXuhui Lin 2994e72b326SXuhui Lin #define IRQ_GPIO0 IRQ_GPIO0_0 3004e72b326SXuhui Lin #define IRQ_GPIO0_0 32 3014e72b326SXuhui Lin #define IRQ_GPIO0_1 33 3024e72b326SXuhui Lin #define IRQ_GPIO0_2 34 3034e72b326SXuhui Lin #define IRQ_GPIO0_3 35 3044e72b326SXuhui Lin 3054e72b326SXuhui Lin #define IRQ_GPIO1 IRQ_GPIO1_0 3064e72b326SXuhui Lin #define IRQ_GPIO1_0 36 3074e72b326SXuhui Lin #define IRQ_GPIO1_1 37 3084e72b326SXuhui Lin #define IRQ_GPIO1_2 38 3094e72b326SXuhui Lin #define IRQ_GPIO1_3 39 3104e72b326SXuhui Lin 3114e72b326SXuhui Lin #define IRQ_GPIO2 IRQ_GPIO2_0 3124e72b326SXuhui Lin #define IRQ_GPIO2_0 40 3134e72b326SXuhui Lin #define IRQ_GPIO2_1 41 3144e72b326SXuhui Lin #define IRQ_GPIO2_2 42 3154e72b326SXuhui Lin #define IRQ_GPIO2_3 43 3164e72b326SXuhui Lin 3174e72b326SXuhui Lin #define IRQ_GPIO3 IRQ_GPIO3_0 3184e72b326SXuhui Lin #define IRQ_GPIO3_0 44 3194e72b326SXuhui Lin #define IRQ_GPIO3_1 45 3204e72b326SXuhui Lin #define IRQ_GPIO3_2 46 3214e72b326SXuhui Lin #define IRQ_GPIO3_3 47 3224e72b326SXuhui Lin 3234e72b326SXuhui Lin #define IRQ_GPIO4 IRQ_GPIO4_0 3244e72b326SXuhui Lin #define IRQ_GPIO4_0 48 3254e72b326SXuhui Lin #define IRQ_GPIO4_1 49 3264e72b326SXuhui Lin #define IRQ_GPIO4_2 50 3274e72b326SXuhui Lin #define IRQ_GPIO4_3 51 3284e72b326SXuhui Lin 3294e72b326SXuhui Lin #define IRQ_GPIO5 IRQ_GPIO5_0 3304e72b326SXuhui Lin #define IRQ_GPIO5_0 52 3314e72b326SXuhui Lin #define IRQ_GPIO5_1 53 3324e72b326SXuhui Lin #define IRQ_GPIO5_2 54 3334e72b326SXuhui Lin #define IRQ_GPIO5_3 55 3344e72b326SXuhui Lin 3354e72b326SXuhui Lin #define IRQ_GPIO6 IRQ_GPIO6_0 3364e72b326SXuhui Lin #define IRQ_GPIO6_0 56 3374e72b326SXuhui Lin #define IRQ_GPIO6_1 57 3384e72b326SXuhui Lin #define IRQ_GPIO6_2 58 3394e72b326SXuhui Lin #define IRQ_GPIO6_3 59 3404e72b326SXuhui Lin 3414e72b326SXuhui Lin #define IRQ_GPIO7 IRQ_GPIO7_0 3424e72b326SXuhui Lin #define IRQ_GPIO7_0 60 3434e72b326SXuhui Lin #define IRQ_GPIO7_1 61 3444e72b326SXuhui Lin #define IRQ_GPIO7_2 62 3454e72b326SXuhui Lin #define IRQ_GPIO7_3 63 3464e72b326SXuhui Lin 34785e5c210SXuhui Lin #elif defined(CONFIG_ROCKCHIP_RK3506) 34885e5c210SXuhui Lin #define GPIO0_PHYS 0xff940000 34985e5c210SXuhui Lin #define GPIO1_PHYS 0xff870000 35085e5c210SXuhui Lin #define GPIO2_PHYS 0xff1c0000 35185e5c210SXuhui Lin #define GPIO3_PHYS 0xff1d0000 35285e5c210SXuhui Lin #define GPIO4_PHYS 0xff1e0000 35385e5c210SXuhui Lin 35485e5c210SXuhui Lin #define GIC_IRQS_NR 185 35585e5c210SXuhui Lin #define GPIO_IRQS_NR (5 * 32) 35685e5c210SXuhui Lin 35785e5c210SXuhui Lin #define GPIO_BANK_NUM 5 35885e5c210SXuhui Lin #define GPIO_BANK_PINS 32 35985e5c210SXuhui Lin 36085e5c210SXuhui Lin #define IRQ_TIMER0 IRQ_TIMER0_0 36185e5c210SXuhui Lin #define IRQ_TIMER0_0 126 36285e5c210SXuhui Lin #define IRQ_TIMER0_1 127 36385e5c210SXuhui Lin #define IRQ_TIMER0_2 128 36485e5c210SXuhui Lin #define IRQ_TIMER0_3 129 36585e5c210SXuhui Lin #define IRQ_TIMER0_4 130 36685e5c210SXuhui Lin #define IRQ_TIMER0_5 131 36785e5c210SXuhui Lin 36885e5c210SXuhui Lin #define IRQ_GPIO0 IRQ_GPIO0_0 36985e5c210SXuhui Lin #define IRQ_GPIO0_0 32 37085e5c210SXuhui Lin #define IRQ_GPIO0_1 33 37185e5c210SXuhui Lin #define IRQ_GPIO0_2 34 37285e5c210SXuhui Lin #define IRQ_GPIO0_3 35 37385e5c210SXuhui Lin 37485e5c210SXuhui Lin #define IRQ_GPIO1 IRQ_GPIO1_0 37585e5c210SXuhui Lin #define IRQ_GPIO1_0 36 37685e5c210SXuhui Lin #define IRQ_GPIO1_1 37 37785e5c210SXuhui Lin #define IRQ_GPIO1_2 38 37885e5c210SXuhui Lin #define IRQ_GPIO1_3 39 37985e5c210SXuhui Lin 38085e5c210SXuhui Lin #define IRQ_GPIO2 IRQ_GPIO2_0 38185e5c210SXuhui Lin #define IRQ_GPIO2_0 40 38285e5c210SXuhui Lin #define IRQ_GPIO2_1 41 38385e5c210SXuhui Lin #define IRQ_GPIO2_2 42 38485e5c210SXuhui Lin #define IRQ_GPIO2_3 43 38585e5c210SXuhui Lin 38685e5c210SXuhui Lin #define IRQ_GPIO3 IRQ_GPIO3_0 38785e5c210SXuhui Lin #define IRQ_GPIO3_0 44 38885e5c210SXuhui Lin #define IRQ_GPIO3_1 45 38985e5c210SXuhui Lin #define IRQ_GPIO3_2 46 39085e5c210SXuhui Lin #define IRQ_GPIO3_3 47 39185e5c210SXuhui Lin 39285e5c210SXuhui Lin #define IRQ_GPIO4 IRQ_GPIO4_0 39385e5c210SXuhui Lin #define IRQ_GPIO4_0 48 39485e5c210SXuhui Lin #define IRQ_GPIO4_1 49 39585e5c210SXuhui Lin #define IRQ_GPIO4_2 50 39685e5c210SXuhui Lin #define IRQ_GPIO4_3 51 39785e5c210SXuhui Lin 398c6f7c1a3SJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3528) 399c6f7c1a3SJoseph Chen #define GPIO0_PHYS 0xff610000 400c6f7c1a3SJoseph Chen #define GPIO1_PHYS 0xffaf0000 401c6f7c1a3SJoseph Chen #define GPIO2_PHYS 0xffb00000 402c6f7c1a3SJoseph Chen #define GPIO3_PHYS 0xffb10000 403c6f7c1a3SJoseph Chen #define GPIO4_PHYS 0xffb20000 404c6f7c1a3SJoseph Chen 405c6f7c1a3SJoseph Chen #define GIC_IRQS_NR (5 * 32) 406c6f7c1a3SJoseph Chen #define GPIO_IRQS_NR (5 * 32) 407c6f7c1a3SJoseph Chen 408c6f7c1a3SJoseph Chen #define GPIO_BANK_NUM 5 409c6f7c1a3SJoseph Chen #define GPIO_BANK_PINS 32 410c6f7c1a3SJoseph Chen 411c6f7c1a3SJoseph Chen #define IRQ_TIMER0 63 412c6f7c1a3SJoseph Chen #define IRQ_GPIO0 103 413c6f7c1a3SJoseph Chen #define IRQ_GPIO1 105 414c6f7c1a3SJoseph Chen #define IRQ_GPIO2 107 415c6f7c1a3SJoseph Chen #define IRQ_GPIO3 108 416c6f7c1a3SJoseph Chen #define IRQ_GPIO4 110 417c6f7c1a3SJoseph Chen 41856f7d184SJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3562) 41956f7d184SJoseph Chen #define GPIO0_PHYS 0xff260000 42056f7d184SJoseph Chen #define GPIO1_PHYS 0xff620000 42156f7d184SJoseph Chen #define GPIO2_PHYS 0xff630000 42256f7d184SJoseph Chen #define GPIO3_PHYS 0xffac0000 42356f7d184SJoseph Chen #define GPIO4_PHYS 0xffad0000 42456f7d184SJoseph Chen 42556f7d184SJoseph Chen #define GIC_IRQS_NR (5 * 32) 42656f7d184SJoseph Chen #define GPIO_IRQS_NR (5 * 32) 42756f7d184SJoseph Chen 42856f7d184SJoseph Chen #define GPIO_BANK_NUM 5 42956f7d184SJoseph Chen #define GPIO_BANK_PINS 32 43056f7d184SJoseph Chen 43156f7d184SJoseph Chen #define IRQ_TIMER0 77 43256f7d184SJoseph Chen #define IRQ_GPIO0 32 43356f7d184SJoseph Chen #define IRQ_GPIO1 34 43456f7d184SJoseph Chen #define IRQ_GPIO2 36 43556f7d184SJoseph Chen #define IRQ_GPIO3 38 43656f7d184SJoseph Chen #define IRQ_GPIO4 40 43756f7d184SJoseph Chen 4385033f049SJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3568) 4395033f049SJoseph Chen #define GPIO0_PHYS 0xfdd60000 4405033f049SJoseph Chen #define GPIO1_PHYS 0xfe740000 4415033f049SJoseph Chen #define GPIO2_PHYS 0xfe750000 4425033f049SJoseph Chen #define GPIO3_PHYS 0xfe760000 4435033f049SJoseph Chen #define GPIO4_PHYS 0xfe770000 4445033f049SJoseph Chen 4455033f049SJoseph Chen #define GIC_IRQS_NR (5 * 32) 4465033f049SJoseph Chen #define GPIO_IRQS_NR (5 * 32) 4475033f049SJoseph Chen 4485033f049SJoseph Chen #define GPIO_BANK_NUM 5 4495033f049SJoseph Chen #define GPIO_BANK_PINS 32 4505033f049SJoseph Chen 4515033f049SJoseph Chen #define IRQ_TIMER0 141 4525033f049SJoseph Chen #define IRQ_GPIO0 65 4535033f049SJoseph Chen #define IRQ_GPIO1 66 4545033f049SJoseph Chen #define IRQ_GPIO2 67 4555033f049SJoseph Chen #define IRQ_GPIO3 68 4565033f049SJoseph Chen #define IRQ_GPIO4 69 4575033f049SJoseph Chen 458bf72c9c9SXuhui Lin #elif defined(CONFIG_ROCKCHIP_RK3576) 459bf72c9c9SXuhui Lin #define GPIO0_PHYS 0x27320000 460bf72c9c9SXuhui Lin #define GPIO1_PHYS 0x2ae10000 461bf72c9c9SXuhui Lin #define GPIO2_PHYS 0x2ae20000 462bf72c9c9SXuhui Lin #define GPIO3_PHYS 0x2ae30000 463bf72c9c9SXuhui Lin #define GPIO4_PHYS 0x2ae40000 464bf72c9c9SXuhui Lin 4658a970f94SXuhui Lin #define GIC_IRQS_NR (420) 466bf72c9c9SXuhui Lin #define GPIO_IRQS_NR (5 * 32) 467bf72c9c9SXuhui Lin 468bf72c9c9SXuhui Lin #define GPIO_BANK_NUM 5 469bf72c9c9SXuhui Lin #define GPIO_BANK_PINS 32 470bf72c9c9SXuhui Lin 471bf72c9c9SXuhui Lin #define IRQ_TIMER0 77 472bf72c9c9SXuhui Lin 473bf72c9c9SXuhui Lin #define IRQ_GPIO0 IRQ_GPIO0_0 474bf72c9c9SXuhui Lin #define IRQ_GPIO0_0 185 475bf72c9c9SXuhui Lin #define IRQ_GPIO0_1 186 476bf72c9c9SXuhui Lin #define IRQ_GPIO0_2 187 477bf72c9c9SXuhui Lin #define IRQ_GPIO0_3 188 478bf72c9c9SXuhui Lin 479bf72c9c9SXuhui Lin #define IRQ_GPIO1 IRQ_GPIO1_0 480bf72c9c9SXuhui Lin #define IRQ_GPIO1_0 189 481bf72c9c9SXuhui Lin #define IRQ_GPIO1_1 190 482bf72c9c9SXuhui Lin #define IRQ_GPIO1_2 191 483bf72c9c9SXuhui Lin #define IRQ_GPIO1_3 192 484bf72c9c9SXuhui Lin 485bf72c9c9SXuhui Lin #define IRQ_GPIO2 IRQ_GPIO2_0 486bf72c9c9SXuhui Lin #define IRQ_GPIO2_0 193 487bf72c9c9SXuhui Lin #define IRQ_GPIO2_1 194 488bf72c9c9SXuhui Lin #define IRQ_GPIO2_2 195 489bf72c9c9SXuhui Lin #define IRQ_GPIO2_3 196 490bf72c9c9SXuhui Lin 491bf72c9c9SXuhui Lin #define IRQ_GPIO3 IRQ_GPIO3_0 492bf72c9c9SXuhui Lin #define IRQ_GPIO3_0 197 493bf72c9c9SXuhui Lin #define IRQ_GPIO3_1 198 494bf72c9c9SXuhui Lin #define IRQ_GPIO3_2 199 495bf72c9c9SXuhui Lin #define IRQ_GPIO3_3 200 496bf72c9c9SXuhui Lin 497bf72c9c9SXuhui Lin #define IRQ_GPIO4 IRQ_GPIO4_0 498bf72c9c9SXuhui Lin #define IRQ_GPIO4_0 201 499bf72c9c9SXuhui Lin #define IRQ_GPIO4_1 202 500bf72c9c9SXuhui Lin #define IRQ_GPIO4_2 203 501bf72c9c9SXuhui Lin #define IRQ_GPIO4_3 204 502bf72c9c9SXuhui Lin 503c20dcaebSJoseph Chen #elif defined(CONFIG_ROCKCHIP_RK3588) 504c20dcaebSJoseph Chen #define GPIO0_PHYS 0xfd8a0000 505c20dcaebSJoseph Chen #define GPIO1_PHYS 0xfec20000 506c20dcaebSJoseph Chen #define GPIO2_PHYS 0xfec30000 507c20dcaebSJoseph Chen #define GPIO3_PHYS 0xfec40000 508c20dcaebSJoseph Chen #define GPIO4_PHYS 0xfec50000 509c20dcaebSJoseph Chen 510c20dcaebSJoseph Chen #define GIC_IRQS_NR (455) 511c20dcaebSJoseph Chen #define GPIO_IRQS_NR (5 * 32) 512c20dcaebSJoseph Chen 513c20dcaebSJoseph Chen #define GPIO_BANK_NUM 5 514c20dcaebSJoseph Chen #define GPIO_BANK_PINS 32 515c20dcaebSJoseph Chen 516c20dcaebSJoseph Chen #define IRQ_TIMER0 321 517c20dcaebSJoseph Chen #define IRQ_GPIO0 309 518c20dcaebSJoseph Chen #define IRQ_GPIO1 310 519c20dcaebSJoseph Chen #define IRQ_GPIO2 311 520c20dcaebSJoseph Chen #define IRQ_GPIO3 312 521c20dcaebSJoseph Chen #define IRQ_GPIO4 313 5224e6670feSJoseph Chen #else 5234e6670feSJoseph Chen "Missing define RIQ relative things" 5244e6670feSJoseph Chen #endif 5254e6670feSJoseph Chen 5264e6670feSJoseph Chen #endif /* _ROCKCHIP_PLAT_IRQ_H_ */ 527