1 /* 2 * Config file for Compulab CM-FX6 board 3 * 4 * Copyright (C) 2014, Compulab Ltd - http://compulab.co.il/ 5 * 6 * Author: Nikita Kiryanov <nikita@compulab.co.il> 7 * 8 * SPDX-License-Identifier: GPL-2.0+ 9 */ 10 11 #ifndef __CONFIG_CM_FX6_H 12 #define __CONFIG_CM_FX6_H 13 14 #include "mx6_common.h" 15 16 /* Machine config */ 17 #define CONFIG_SYS_LITTLE_ENDIAN 18 #define CONFIG_MACH_TYPE 4273 19 20 /* CMD */ 21 #define CONFIG_CMD_GREPENV 22 #undef CONFIG_CMD_LOADB 23 #undef CONFIG_CMD_LOADS 24 #undef CONFIG_CMD_XIMG 25 #undef CONFIG_CMD_FPGA 26 27 /* MMC */ 28 #define CONFIG_MMC 29 #define CONFIG_CMD_MMC 30 #define CONFIG_GENERIC_MMC 31 #define CONFIG_FSL_ESDHC 32 #define CONFIG_FSL_USDHC 33 #define CONFIG_SYS_FSL_USDHC_NUM 3 34 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR 35 36 /* RAM */ 37 #define PHYS_SDRAM_1 MMDC0_ARB_BASE_ADDR 38 #define PHYS_SDRAM_2 MMDC1_ARB_BASE_ADDR 39 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 40 #define CONFIG_NR_DRAM_BANKS 2 41 #define CONFIG_SYS_MEMTEST_START 0x10000000 42 #define CONFIG_SYS_MEMTEST_END 0x10010000 43 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR 44 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE 45 #define CONFIG_SYS_INIT_SP_OFFSET \ 46 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) 47 #define CONFIG_SYS_INIT_SP_ADDR \ 48 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) 49 50 /* Serial console */ 51 #define CONFIG_MXC_UART 52 #define CONFIG_MXC_UART_BASE UART4_BASE 53 #define CONFIG_BAUDRATE 115200 54 #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200} 55 56 /* Shell */ 57 #define CONFIG_SYS_PROMPT "CM-FX6 # " 58 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ 59 sizeof(CONFIG_SYS_PROMPT) + 16) 60 61 /* SPI flash */ 62 #define CONFIG_CMD_SF 63 #define CONFIG_SF_DEFAULT_BUS 0 64 #define CONFIG_SF_DEFAULT_CS 0 65 #define CONFIG_SF_DEFAULT_SPEED 25000000 66 #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0) 67 68 /* Environment */ 69 #define CONFIG_ENV_IS_IN_SPI_FLASH 70 #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED 71 #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE 72 #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS 73 #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS 74 #define CONFIG_ENV_SECT_SIZE (64 * 1024) 75 #define CONFIG_ENV_SIZE (8 * 1024) 76 #define CONFIG_ENV_OFFSET (768 * 1024) 77 78 #define CONFIG_EXTRA_ENV_SETTINGS \ 79 "stdin=serial,usbkbd\0" \ 80 "stdout=serial,vga\0" \ 81 "stderr=serial,vga\0" \ 82 "panel=HDMI\0" \ 83 "autoload=no\0" \ 84 "kernel=uImage-cm-fx6\0" \ 85 "script=boot.scr\0" \ 86 "dtb=cm-fx6.dtb\0" \ 87 "bootm_low=18000000\0" \ 88 "loadaddr=0x10800000\0" \ 89 "fdtaddr=0x11000000\0" \ 90 "console=ttymxc3,115200\0" \ 91 "ethprime=FEC0\0" \ 92 "video_hdmi=mxcfb0:dev=hdmi,1920x1080M-32@50,if=RGB32\0" \ 93 "video_dvi=mxcfb0:dev=dvi,1280x800M-32@50,if=RGB32\0" \ 94 "doboot=bootm ${loadaddr}\0" \ 95 "doloadfdt=false\0" \ 96 "setboottypez=setenv kernel zImage-cm-fx6;" \ 97 "setenv doboot bootz ${loadaddr} - ${fdtaddr};" \ 98 "setenv doloadfdt true;\0" \ 99 "setboottypem=setenv kernel uImage-cm-fx6;" \ 100 "setenv doboot bootm ${loadaddr};" \ 101 "setenv doloadfdt false;\0"\ 102 "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \ 103 "sataroot=/dev/sda2 rw rootwait\0" \ 104 "nandroot=/dev/mtdblock4 rw\0" \ 105 "nandrootfstype=ubifs\0" \ 106 "mmcargs=setenv bootargs console=${console} root=${mmcroot} " \ 107 "${video}\0" \ 108 "sataargs=setenv bootargs console=${console} root=${sataroot} " \ 109 "${video}\0" \ 110 "nandargs=setenv bootargs console=${console} " \ 111 "root=${nandroot} " \ 112 "rootfstype=${nandrootfstype} " \ 113 "${video}\0" \ 114 "nandboot=if run nandloadkernel; then " \ 115 "run nandloadfdt;" \ 116 "run setboottypem;" \ 117 "run storagebootcmd;" \ 118 "run setboottypez;" \ 119 "run storagebootcmd;" \ 120 "fi;\0" \ 121 "run_eboot=echo Starting EBOOT ...; "\ 122 "mmc dev 2 && " \ 123 "mmc rescan && mmc read 10042000 a 400 && go 10042000\0" \ 124 "loadscript=load ${storagetype} ${storagedev} ${loadaddr} ${script};\0"\ 125 "loadkernel=load ${storagetype} ${storagedev} ${loadaddr} ${kernel};\0"\ 126 "loadfdt=load ${storagetype} ${storagedev} ${fdtaddr} ${dtb};\0" \ 127 "bootscript=echo Running bootscript from ${storagetype} ...;" \ 128 "source ${loadaddr};\0" \ 129 "nandloadkernel=nand read ${loadaddr} 0 780000;\0" \ 130 "nandloadfdt=nand read ${fdtaddr} 780000 80000;\0" \ 131 "setupmmcboot=setenv storagetype mmc; setenv storagedev 2;\0" \ 132 "setupsataboot=setenv storagetype sata; setenv storagedev 0;\0" \ 133 "setupnandboot=setenv storagetype nand;\0" \ 134 "setupusbboot=setenv storagetype usb; setenv storagedev 0;\0" \ 135 "storagebootcmd=echo Booting from ${storagetype} ...;" \ 136 "run ${storagetype}args; run doboot;\0" \ 137 "trybootk=if run loadkernel; then " \ 138 "if ${doloadfdt}; then " \ 139 "run loadfdt;" \ 140 "fi;" \ 141 "run storagebootcmd;" \ 142 "fi;\0" \ 143 "trybootsmz=if run loadscript; then " \ 144 "run bootscript;" \ 145 "fi;" \ 146 "run setboottypem;" \ 147 "run trybootk;" \ 148 "run setboottypez;" \ 149 "run trybootk;\0" 150 151 #define CONFIG_BOOTCOMMAND \ 152 "run setupmmcboot;" \ 153 "mmc dev ${storagedev};" \ 154 "if mmc rescan; then " \ 155 "run trybootsmz;" \ 156 "fi;" \ 157 "run setupusbboot;" \ 158 "if usb start; then "\ 159 "if run loadscript; then " \ 160 "run bootscript;" \ 161 "fi;" \ 162 "fi;" \ 163 "run setupsataboot;" \ 164 "if sata init; then " \ 165 "run trybootsmz;" \ 166 "fi;" \ 167 "run setupnandboot;" \ 168 "run nandboot;" 169 170 #define CONFIG_PREBOOT "usb start" 171 172 /* SPI */ 173 #define CONFIG_SPI 174 #define CONFIG_MXC_SPI 175 #define CONFIG_SPI_FLASH 176 #define CONFIG_SPI_FLASH_ATMEL 177 #define CONFIG_SPI_FLASH_EON 178 #define CONFIG_SPI_FLASH_GIGADEVICE 179 #define CONFIG_SPI_FLASH_MACRONIX 180 #define CONFIG_SPI_FLASH_SPANSION 181 #define CONFIG_SPI_FLASH_STMICRO 182 #define CONFIG_SPI_FLASH_SST 183 #define CONFIG_SPI_FLASH_WINBOND 184 185 /* NAND */ 186 #ifndef CONFIG_SPL_BUILD 187 #define CONFIG_CMD_NAND 188 #define CONFIG_SYS_NAND_BASE 0x40000000 189 #define CONFIG_SYS_NAND_MAX_CHIPS 1 190 #define CONFIG_SYS_MAX_NAND_DEVICE 1 191 #define CONFIG_NAND_MXS 192 #define CONFIG_SYS_NAND_ONFI_DETECTION 193 /* APBH DMA is required for NAND support */ 194 #define CONFIG_APBH_DMA 195 #define CONFIG_APBH_DMA_BURST 196 #define CONFIG_APBH_DMA_BURST8 197 #endif 198 199 /* Ethernet */ 200 #define CONFIG_FEC_MXC 201 #define CONFIG_FEC_MXC_PHYADDR 0 202 #define CONFIG_FEC_XCV_TYPE RGMII 203 #define IMX_FEC_BASE ENET_BASE_ADDR 204 #define CONFIG_PHYLIB 205 #define CONFIG_PHY_ATHEROS 206 #define CONFIG_MII 207 #define CONFIG_ETHPRIME "FEC0" 208 #define CONFIG_ARP_TIMEOUT 200UL 209 #define CONFIG_NET_RETRY_COUNT 5 210 211 /* USB */ 212 #define CONFIG_CMD_USB 213 #define CONFIG_USB_EHCI 214 #define CONFIG_USB_EHCI_MX6 215 #define CONFIG_USB_STORAGE 216 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) 217 #define CONFIG_MXC_USB_FLAGS 0 218 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 219 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */ 220 #define CONFIG_USB_KEYBOARD 221 #define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP 222 #define CONFIG_SYS_STDIO_DEREGISTER 223 224 /* I2C */ 225 #define CONFIG_CMD_I2C 226 #define CONFIG_SYS_I2C 227 #define CONFIG_SYS_I2C_MXC 228 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ 229 #define CONFIG_SYS_I2C_SPEED 100000 230 #define CONFIG_SYS_MXC_I2C3_SPEED 400000 231 232 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 233 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 234 #define CONFIG_SYS_I2C_EEPROM_BUS 2 235 236 /* SATA */ 237 #define CONFIG_CMD_SATA 238 #define CONFIG_SYS_SATA_MAX_DEVICE 1 239 #define CONFIG_LIBATA 240 #define CONFIG_LBA48 241 #define CONFIG_DWC_AHSATA 242 #define CONFIG_DWC_AHSATA_PORT_ID 0 243 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR 244 245 /* Boot */ 246 #define CONFIG_SYS_BOOTMAPSZ (8 << 20) 247 #define CONFIG_SERIAL_TAG 248 249 /* misc */ 250 #define CONFIG_STACKSIZE (128 * 1024) 251 #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) 252 #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 800 /* 400 KB */ 253 #define CONFIG_OF_BOARD_SETUP 254 255 /* SPL */ 256 #include "imx6_spl.h" 257 #define CONFIG_SPL_BOARD_INIT 258 #define CONFIG_SPL_MMC_SUPPORT 259 #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x80 /* offset 64 kb */ 260 #define CONFIG_SYS_MONITOR_LEN (CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS / 2 * 1024) 261 #define CONFIG_SPL_SPI_SUPPORT 262 #define CONFIG_SPL_SPI_FLASH_SUPPORT 263 #define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024) 264 #define CONFIG_SPL_SPI_LOAD 265 266 /* Display */ 267 #define CONFIG_VIDEO 268 #define CONFIG_VIDEO_IPUV3 269 #define CONFIG_IPUV3_CLK 260000000 270 #define CONFIG_IMX_HDMI 271 #define CONFIG_IMX_VIDEO_SKIP 272 #define CONFIG_CFB_CONSOLE 273 #define CONFIG_VGA_AS_SINGLE_DEVICE 274 #define CONFIG_SYS_CONSOLE_IS_IN_ENV 275 #define CONFIG_CONSOLE_MUX 276 #define CONFIG_VIDEO_SW_CURSOR 277 278 #define CONFIG_SPLASH_SCREEN 279 #define CONFIG_SPLASH_SOURCE 280 #define CONFIG_CMD_BMP 281 #define CONFIG_VIDEO_BMP_RLE8 282 283 #define CONFIG_VIDEO_LOGO 284 #define CONFIG_VIDEO_BMP_LOGO 285 286 #endif /* __CONFIG_CM_FX6_H */ 287