1 /* 2 * Copyright 2004, 2011 Freescale Semiconductor. 3 * 4 * SPDX-License-Identifier: GPL-2.0+ 5 */ 6 7 /* 8 * mpc8541cds board configuration file 9 * 10 * Please refer to doc/README.mpc85xxcds for more info. 11 * 12 */ 13 #ifndef __CONFIG_H 14 #define __CONFIG_H 15 16 /* High Level Configuration Options */ 17 #define CONFIG_BOOKE 1 /* BOOKE */ 18 #define CONFIG_E500 1 /* BOOKE e500 family */ 19 #define CONFIG_CPM2 1 /* has CPM2 */ 20 #define CONFIG_MPC8541CDS 1 /* MPC8541CDS board specific */ 21 22 #define CONFIG_SYS_TEXT_BASE 0xfff80000 23 24 #define CONFIG_PCI_INDIRECT_BRIDGE 25 #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ 26 #define CONFIG_TSEC_ENET /* tsec ethernet support */ 27 #define CONFIG_ENV_OVERWRITE 28 29 #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ 30 31 #define CONFIG_FSL_VIA 32 33 #ifndef __ASSEMBLY__ 34 extern unsigned long get_clock_freq(void); 35 #endif 36 #define CONFIG_SYS_CLK_FREQ get_clock_freq() /* sysclk for MPC85xx */ 37 38 /* 39 * These can be toggled for performance analysis, otherwise use default. 40 */ 41 #define CONFIG_L2_CACHE /* toggle L2 cache */ 42 #define CONFIG_BTB /* toggle branch predition */ 43 44 #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ 45 #define CONFIG_SYS_MEMTEST_END 0x00400000 46 47 #define CONFIG_SYS_CCSRBAR 0xe0000000 48 #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR 49 50 /* DDR Setup */ 51 #define CONFIG_SYS_FSL_DDR1 52 #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/ 53 #define CONFIG_DDR_SPD 54 #undef CONFIG_FSL_DDR_INTERACTIVE 55 56 #define CONFIG_MEM_INIT_VALUE 0xDeadBeef 57 58 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ 59 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE 60 61 #define CONFIG_NUM_DDR_CONTROLLERS 1 62 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 63 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR) 64 65 /* I2C addresses of SPD EEPROMs */ 66 #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ 67 68 /* 69 * Make sure required options are set 70 */ 71 #ifndef CONFIG_SPD_EEPROM 72 #error ("CONFIG_SPD_EEPROM is required by MPC85555CDS") 73 #endif 74 75 #undef CONFIG_CLOCKS_IN_MHZ 76 77 /* 78 * Local Bus Definitions 79 */ 80 81 /* 82 * FLASH on the Local Bus 83 * Two banks, 8M each, using the CFI driver. 84 * Boot from BR0/OR0 bank at 0xff00_0000 85 * Alternate BR1/OR1 bank at 0xff80_0000 86 * 87 * BR0, BR1: 88 * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0 89 * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0 90 * Port Size = 16 bits = BRx[19:20] = 10 91 * Use GPCM = BRx[24:26] = 000 92 * Valid = BRx[31] = 1 93 * 94 * 0 4 8 12 16 20 24 28 95 * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0 96 * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1 97 * 98 * OR0, OR1: 99 * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0 100 * Reserved ORx[17:18] = 11, confusion here? 101 * CSNT = ORx[20] = 1 102 * ACS = half cycle delay = ORx[21:22] = 11 103 * SCY = 6 = ORx[24:27] = 0110 104 * TRLX = use relaxed timing = ORx[29] = 1 105 * EAD = use external address latch delay = OR[31] = 1 106 * 107 * 0 4 8 12 16 20 24 28 108 * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx 109 */ 110 111 #define CONFIG_SYS_FLASH_BASE 0xff000000 /* start of FLASH 8M */ 112 113 #define CONFIG_SYS_BR0_PRELIM 0xff801001 114 #define CONFIG_SYS_BR1_PRELIM 0xff001001 115 116 #define CONFIG_SYS_OR0_PRELIM 0xff806e65 117 #define CONFIG_SYS_OR1_PRELIM 0xff806e65 118 119 #define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE} 120 #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ 121 #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ 122 #undef CONFIG_SYS_FLASH_CHECKSUM 123 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ 124 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ 125 126 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ 127 128 #define CONFIG_FLASH_CFI_DRIVER 129 #define CONFIG_SYS_FLASH_CFI 130 #define CONFIG_SYS_FLASH_EMPTY_INFO 131 132 /* 133 * SDRAM on the Local Bus 134 */ 135 #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */ 136 #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ 137 138 /* 139 * Base Register 2 and Option Register 2 configure SDRAM. 140 * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000. 141 * 142 * For BR2, need: 143 * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 144 * port-size = 32-bits = BR2[19:20] = 11 145 * no parity checking = BR2[21:22] = 00 146 * SDRAM for MSEL = BR2[24:26] = 011 147 * Valid = BR[31] = 1 148 * 149 * 0 4 8 12 16 20 24 28 150 * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861 151 * 152 * FIXME: CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into 153 * FIXME: the top 17 bits of BR2. 154 */ 155 156 #define CONFIG_SYS_BR2_PRELIM 0xf0001861 157 158 /* 159 * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64. 160 * 161 * For OR2, need: 162 * 64MB mask for AM, OR2[0:7] = 1111 1100 163 * XAM, OR2[17:18] = 11 164 * 9 columns OR2[19-21] = 010 165 * 13 rows OR2[23-25] = 100 166 * EAD set for extra time OR[31] = 1 167 * 168 * 0 4 8 12 16 20 24 28 169 * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901 170 */ 171 172 #define CONFIG_SYS_OR2_PRELIM 0xfc006901 173 174 #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */ 175 #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */ 176 #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ 177 #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/ 178 179 /* 180 * Common settings for all Local Bus SDRAM commands. 181 * At run time, either BSMA1516 (for CPU 1.1) 182 * or BSMA1617 (for CPU 1.0) (old) 183 * is OR'ed in too. 184 */ 185 #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \ 186 | LSDMR_PRETOACT7 \ 187 | LSDMR_ACTTORW7 \ 188 | LSDMR_BL8 \ 189 | LSDMR_WRC4 \ 190 | LSDMR_CL3 \ 191 | LSDMR_RFEN \ 192 ) 193 194 /* 195 * The CADMUS registers are connected to CS3 on CDS. 196 * The new memory map places CADMUS at 0xf8000000. 197 * 198 * For BR3, need: 199 * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0 200 * port-size = 8-bits = BR[19:20] = 01 201 * no parity checking = BR[21:22] = 00 202 * GPMC for MSEL = BR[24:26] = 000 203 * Valid = BR[31] = 1 204 * 205 * 0 4 8 12 16 20 24 28 206 * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801 207 * 208 * For OR3, need: 209 * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0 210 * disable buffer ctrl OR[19] = 0 211 * CSNT OR[20] = 1 212 * ACS OR[21:22] = 11 213 * XACS OR[23] = 1 214 * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe 215 * SETA OR[28] = 0 216 * TRLX OR[29] = 1 217 * EHTR OR[30] = 1 218 * EAD extra time OR[31] = 1 219 * 220 * 0 4 8 12 16 20 24 28 221 * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7 222 */ 223 224 #define CONFIG_FSL_CADMUS 225 226 #define CADMUS_BASE_ADDR 0xf8000000 227 #define CONFIG_SYS_BR3_PRELIM 0xf8000801 228 #define CONFIG_SYS_OR3_PRELIM 0xfff00ff7 229 230 #define CONFIG_SYS_INIT_RAM_LOCK 1 231 #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */ 232 #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */ 233 234 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) 235 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET 236 237 #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ 238 #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ 239 240 /* Serial Port */ 241 #define CONFIG_CONS_INDEX 2 242 #define CONFIG_SYS_NS16550_SERIAL 243 #define CONFIG_SYS_NS16550_REG_SIZE 1 244 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) 245 246 #define CONFIG_SYS_BAUDRATE_TABLE \ 247 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} 248 249 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) 250 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) 251 252 /* 253 * I2C 254 */ 255 #define CONFIG_SYS_I2C 256 #define CONFIG_SYS_I2C_FSL 257 #define CONFIG_SYS_FSL_I2C_SPEED 400000 258 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F 259 #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 260 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} } 261 262 /* EEPROM */ 263 #define CONFIG_ID_EEPROM 264 #define CONFIG_SYS_I2C_EEPROM_CCID 265 #define CONFIG_SYS_ID_EEPROM 266 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 267 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 268 269 /* 270 * General PCI 271 * Memory space is mapped 1-1, but I/O space must start from 0. 272 */ 273 #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 274 #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 275 #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 276 #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ 277 #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000 278 #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 279 #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000 280 #define CONFIG_SYS_PCI1_IO_SIZE 0x100000 /* 1M */ 281 282 #define CONFIG_SYS_PCI2_MEM_VIRT 0xa0000000 283 #define CONFIG_SYS_PCI2_MEM_BUS 0xa0000000 284 #define CONFIG_SYS_PCI2_MEM_PHYS 0xa0000000 285 #define CONFIG_SYS_PCI2_MEM_SIZE 0x20000000 /* 512M */ 286 #define CONFIG_SYS_PCI2_IO_VIRT 0xe2100000 287 #define CONFIG_SYS_PCI2_IO_BUS 0x00000000 288 #define CONFIG_SYS_PCI2_IO_PHYS 0xe2100000 289 #define CONFIG_SYS_PCI2_IO_SIZE 0x100000 /* 1M */ 290 291 #ifdef CONFIG_LEGACY 292 #define BRIDGE_ID 17 293 #define VIA_ID 2 294 #else 295 #define BRIDGE_ID 28 296 #define VIA_ID 4 297 #endif 298 299 #if defined(CONFIG_PCI) 300 301 #define CONFIG_MPC85XX_PCI2 302 303 #undef CONFIG_EEPRO100 304 #undef CONFIG_TULIP 305 306 #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ 307 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ 308 309 #endif /* CONFIG_PCI */ 310 311 #if defined(CONFIG_TSEC_ENET) 312 313 #define CONFIG_MII 1 /* MII PHY management */ 314 #define CONFIG_TSEC1 1 315 #define CONFIG_TSEC1_NAME "TSEC0" 316 #define CONFIG_TSEC2 1 317 #define CONFIG_TSEC2_NAME "TSEC1" 318 #define TSEC1_PHY_ADDR 0 319 #define TSEC2_PHY_ADDR 1 320 #define TSEC1_PHYIDX 0 321 #define TSEC2_PHYIDX 0 322 #define TSEC1_FLAGS TSEC_GIGABIT 323 #define TSEC2_FLAGS TSEC_GIGABIT 324 325 /* Options are: TSEC[0-1] */ 326 #define CONFIG_ETHPRIME "TSEC0" 327 328 #endif /* CONFIG_TSEC_ENET */ 329 330 /* 331 * Environment 332 */ 333 #define CONFIG_ENV_IS_IN_FLASH 1 334 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000) 335 #define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */ 336 #define CONFIG_ENV_SIZE 0x2000 337 338 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ 339 #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ 340 341 /* 342 * BOOTP options 343 */ 344 #define CONFIG_BOOTP_BOOTFILESIZE 345 #define CONFIG_BOOTP_BOOTPATH 346 #define CONFIG_BOOTP_GATEWAY 347 #define CONFIG_BOOTP_HOSTNAME 348 349 /* 350 * Command line configuration. 351 */ 352 #define CONFIG_CMD_IRQ 353 #define CONFIG_CMD_REGINFO 354 355 #if defined(CONFIG_PCI) 356 #define CONFIG_CMD_PCI 357 #endif 358 359 #undef CONFIG_WATCHDOG /* watchdog disabled */ 360 361 /* 362 * Miscellaneous configurable options 363 */ 364 #define CONFIG_SYS_LONGHELP /* undef to save memory */ 365 #define CONFIG_CMDLINE_EDITING /* Command-line editing */ 366 #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ 367 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ 368 #if defined(CONFIG_CMD_KGDB) 369 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ 370 #else 371 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ 372 #endif 373 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ 374 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ 375 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ 376 377 /* 378 * For booting Linux, the board info and command line data 379 * have to be in the first 64 MB of memory, since this is 380 * the maximum mapped by the Linux kernel during initialization. 381 */ 382 #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/ 383 #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ 384 385 #if defined(CONFIG_CMD_KGDB) 386 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ 387 #endif 388 389 /* 390 * Environment Configuration 391 */ 392 393 /* The mac addresses for all ethernet interface */ 394 #if defined(CONFIG_TSEC_ENET) 395 #define CONFIG_HAS_ETH0 396 #define CONFIG_HAS_ETH1 397 #define CONFIG_HAS_ETH2 398 #endif 399 400 #define CONFIG_IPADDR 192.168.1.253 401 402 #define CONFIG_HOSTNAME unknown 403 #define CONFIG_ROOTPATH "/nfsroot" 404 #define CONFIG_BOOTFILE "your.uImage" 405 406 #define CONFIG_SERVERIP 192.168.1.1 407 #define CONFIG_GATEWAYIP 192.168.1.1 408 #define CONFIG_NETMASK 255.255.255.0 409 410 #define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/ 411 412 #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/ 413 414 #define CONFIG_BAUDRATE 115200 415 416 #define CONFIG_EXTRA_ENV_SETTINGS \ 417 "netdev=eth0\0" \ 418 "consoledev=ttyS1\0" \ 419 "ramdiskaddr=600000\0" \ 420 "ramdiskfile=your.ramdisk.u-boot\0" \ 421 "fdtaddr=400000\0" \ 422 "fdtfile=your.fdt.dtb\0" 423 424 #define CONFIG_NFSBOOTCOMMAND \ 425 "setenv bootargs root=/dev/nfs rw " \ 426 "nfsroot=$serverip:$rootpath " \ 427 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ 428 "console=$consoledev,$baudrate $othbootargs;" \ 429 "tftp $loadaddr $bootfile;" \ 430 "tftp $fdtaddr $fdtfile;" \ 431 "bootm $loadaddr - $fdtaddr" 432 433 #define CONFIG_RAMBOOTCOMMAND \ 434 "setenv bootargs root=/dev/ram rw " \ 435 "console=$consoledev,$baudrate $othbootargs;" \ 436 "tftp $ramdiskaddr $ramdiskfile;" \ 437 "tftp $loadaddr $bootfile;" \ 438 "bootm $loadaddr $ramdiskaddr" 439 440 #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND 441 442 #endif /* __CONFIG_H */ 443