1 /* 2 * Copyright 2007-2009,2010-2012 Freescale Semiconductor, Inc. 3 * 4 * SPDX-License-Identifier: GPL-2.0+ 5 */ 6 7 /* 8 * mpc8536ds board configuration file 9 * 10 */ 11 #ifndef __CONFIG_H 12 #define __CONFIG_H 13 14 #include "../board/freescale/common/ics307_clk.h" 15 16 #ifdef CONFIG_SDCARD 17 #define CONFIG_RAMBOOT_SDCARD 1 18 #define CONFIG_SYS_TEXT_BASE 0xf8f40000 19 #define CONFIG_RESET_VECTOR_ADDRESS 0xf8fffffc 20 #endif 21 22 #ifdef CONFIG_SPIFLASH 23 #define CONFIG_RAMBOOT_SPIFLASH 1 24 #define CONFIG_SYS_TEXT_BASE 0xf8f40000 25 #define CONFIG_RESET_VECTOR_ADDRESS 0xf8fffffc 26 #endif 27 28 #ifndef CONFIG_SYS_TEXT_BASE 29 #define CONFIG_SYS_TEXT_BASE 0xeff40000 30 #endif 31 32 #ifndef CONFIG_RESET_VECTOR_ADDRESS 33 #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc 34 #endif 35 36 #ifndef CONFIG_SYS_MONITOR_BASE 37 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ 38 #endif 39 40 #define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */ 41 #define CONFIG_PCI1 1 /* Enable PCI controller 1 */ 42 #define CONFIG_PCIE1 1 /* PCIE controller 1 (slot 1) */ 43 #define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */ 44 #define CONFIG_PCIE3 1 /* PCIE controller 3 (ULI bridge) */ 45 #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ 46 #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ 47 #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ 48 #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ 49 50 51 #define CONFIG_TSEC_ENET /* tsec ethernet support */ 52 #define CONFIG_ENV_OVERWRITE 53 54 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */ 55 #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk() 56 #define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */ 57 58 /* 59 * These can be toggled for performance analysis, otherwise use default. 60 */ 61 #define CONFIG_L2_CACHE /* toggle L2 cache */ 62 #define CONFIG_BTB /* toggle branch predition */ 63 64 #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */ 65 66 #define CONFIG_ENABLE_36BIT_PHYS 1 67 68 #ifdef CONFIG_PHYS_64BIT 69 #define CONFIG_ADDR_MAP 1 70 #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */ 71 #endif 72 73 #define CONFIG_SYS_MEMTEST_START 0x00010000 /* skip exception vectors */ 74 #define CONFIG_SYS_MEMTEST_END 0x1f000000 /* skip u-boot at top of RAM */ 75 #define CONFIG_PANIC_HANG /* do not reset board on panic */ 76 77 /* 78 * Config the L2 Cache as L2 SRAM 79 */ 80 #define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000 81 #ifdef CONFIG_PHYS_64BIT 82 #define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull 83 #else 84 #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR 85 #endif 86 #define CONFIG_SYS_L2_SIZE (512 << 10) 87 #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) 88 89 #define CONFIG_SYS_CCSRBAR 0xffe00000 90 #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR 91 92 #if defined(CONFIG_NAND_SPL) 93 #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE 94 #endif 95 96 /* DDR Setup */ 97 #define CONFIG_VERY_BIG_RAM 98 #define CONFIG_SYS_FSL_DDR2 99 #undef CONFIG_FSL_DDR_INTERACTIVE 100 #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ 101 #define CONFIG_DDR_SPD 102 103 #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ 104 #define CONFIG_MEM_INIT_VALUE 0xDeadBeef 105 106 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 107 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE 108 109 #define CONFIG_NUM_DDR_CONTROLLERS 1 110 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 111 #define CONFIG_CHIP_SELECTS_PER_CTRL 2 112 113 /* I2C addresses of SPD EEPROMs */ 114 #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ 115 #define CONFIG_SYS_SPD_BUS_NUM 1 116 117 /* These are used when DDR doesn't use SPD. */ 118 #define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */ 119 #define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F 120 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102 /* Enable, no interleaving */ 121 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 122 #define CONFIG_SYS_DDR_TIMING_0 0x00260802 123 #define CONFIG_SYS_DDR_TIMING_1 0x3935d322 124 #define CONFIG_SYS_DDR_TIMING_2 0x14904cc8 125 #define CONFIG_SYS_DDR_MODE_1 0x00480432 126 #define CONFIG_SYS_DDR_MODE_2 0x00000000 127 #define CONFIG_SYS_DDR_INTERVAL 0x06180100 128 #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef 129 #define CONFIG_SYS_DDR_CLK_CTRL 0x03800000 130 #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000 131 #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000 132 #define CONFIG_SYS_DDR_CONTROL 0xC3008000 /* Type = DDR2 */ 133 #define CONFIG_SYS_DDR_CONTROL2 0x04400010 134 135 #define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d 136 #define CONFIG_SYS_DDR_ERR_DIS 0x00000000 137 #define CONFIG_SYS_DDR_SBE 0x00010000 138 139 /* Make sure required options are set */ 140 #ifndef CONFIG_SPD_EEPROM 141 #error ("CONFIG_SPD_EEPROM is required") 142 #endif 143 144 #undef CONFIG_CLOCKS_IN_MHZ 145 146 /* 147 * Memory map -- xxx -this is wrong, needs updating 148 * 149 * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable 150 * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable 151 * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable 152 * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable 153 * 154 * Localbus cacheable (TBD) 155 * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable 156 * 157 * Localbus non-cacheable 158 * 0xe000_0000 0xe7ff_ffff Promjet/free 128M non-cacheable 159 * 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable 160 * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable 161 * 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0 162 * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0 163 * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable 164 */ 165 166 /* 167 * Local Bus Definitions 168 */ 169 #define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */ 170 #ifdef CONFIG_PHYS_64BIT 171 #define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull 172 #else 173 #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE 174 #endif 175 176 #define CONFIG_FLASH_BR_PRELIM \ 177 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V) 178 #define CONFIG_FLASH_OR_PRELIM 0xf8000ff7 179 180 #define CONFIG_SYS_BR1_PRELIM \ 181 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \ 182 | BR_PS_16 | BR_V) 183 #define CONFIG_SYS_OR1_PRELIM 0xf8000ff7 184 185 #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000, \ 186 CONFIG_SYS_FLASH_BASE_PHYS } 187 #define CONFIG_SYS_FLASH_QUIET_TEST 188 #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ 189 190 #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ 191 #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ 192 #undef CONFIG_SYS_FLASH_CHECKSUM 193 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ 194 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ 195 196 #if defined(CONFIG_RAMBOOT_SDCARD) || defined(CONFIG_RAMBOOT_SPIFLASH) 197 #define CONFIG_SYS_RAMBOOT 198 #define CONFIG_SYS_EXTRA_ENV_RELOC 199 #else 200 #undef CONFIG_SYS_RAMBOOT 201 #endif 202 203 #define CONFIG_FLASH_CFI_DRIVER 204 #define CONFIG_SYS_FLASH_CFI 205 #define CONFIG_SYS_FLASH_EMPTY_INFO 206 #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7 207 208 #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ 209 210 #define CONFIG_HWCONFIG /* enable hwconfig */ 211 #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ 212 #define PIXIS_BASE 0xffdf0000 /* PIXIS registers */ 213 #ifdef CONFIG_PHYS_64BIT 214 #define PIXIS_BASE_PHYS 0xfffdf0000ull 215 #else 216 #define PIXIS_BASE_PHYS PIXIS_BASE 217 #endif 218 219 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V) 220 #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */ 221 222 #define PIXIS_ID 0x0 /* Board ID at offset 0 */ 223 #define PIXIS_VER 0x1 /* Board version at offset 1 */ 224 #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ 225 #define PIXIS_CSR 0x3 /* PIXIS General control/status register */ 226 #define PIXIS_RST 0x4 /* PIXIS Reset Control register */ 227 #define PIXIS_PWR 0x5 /* PIXIS Power status register */ 228 #define PIXIS_AUX 0x6 /* Auxiliary 1 register */ 229 #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */ 230 #define PIXIS_AUX2 0x8 /* Auxiliary 2 register */ 231 #define PIXIS_VCTL 0x10 /* VELA Control Register */ 232 #define PIXIS_VSTAT 0x11 /* VELA Status Register */ 233 #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */ 234 #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */ 235 #define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */ 236 #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */ 237 #define PIXIS_VBOOT_LBMAP 0xe0 /* VBOOT - CFG_LBMAP */ 238 #define PIXIS_VBOOT_LBMAP_NOR0 0x00 /* cfg_lbmap - boot from NOR 0 */ 239 #define PIXIS_VBOOT_LBMAP_NOR1 0x01 /* cfg_lbmap - boot from NOR 1 */ 240 #define PIXIS_VBOOT_LBMAP_NOR2 0x02 /* cfg_lbmap - boot from NOR 2 */ 241 #define PIXIS_VBOOT_LBMAP_NOR3 0x03 /* cfg_lbmap - boot from NOR 3 */ 242 #define PIXIS_VBOOT_LBMAP_PJET 0x04 /* cfg_lbmap - boot from projet */ 243 #define PIXIS_VBOOT_LBMAP_NAND 0x05 /* cfg_lbmap - boot from NAND */ 244 #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */ 245 #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */ 246 #define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */ 247 #define PIXIS_VSYSCLK0 0x1A /* VELA SYSCLK0 Register */ 248 #define PIXIS_VSYSCLK1 0x1B /* VELA SYSCLK1 Register */ 249 #define PIXIS_VSYSCLK2 0x1C /* VELA SYSCLK2 Register */ 250 #define PIXIS_VDDRCLK0 0x1D /* VELA DDRCLK0 Register */ 251 #define PIXIS_VDDRCLK1 0x1E /* VELA DDRCLK1 Register */ 252 #define PIXIS_VDDRCLK2 0x1F /* VELA DDRCLK2 Register */ 253 #define PIXIS_VWATCH 0x24 /* Watchdog Register */ 254 #define PIXIS_LED 0x25 /* LED Register */ 255 256 #define PIXIS_SPD_SYSCLK 0x7 /* SYSCLK option */ 257 258 /* old pixis referenced names */ 259 #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */ 260 #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */ 261 #define CONFIG_SYS_PIXIS_VBOOT_MASK 0x4e 262 263 #define CONFIG_SYS_INIT_RAM_LOCK 1 264 #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */ 265 #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */ 266 267 #define CONFIG_SYS_GBL_DATA_OFFSET \ 268 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) 269 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET 270 271 #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ 272 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ 273 274 #ifndef CONFIG_NAND_SPL 275 #define CONFIG_SYS_NAND_BASE 0xffa00000 276 #ifdef CONFIG_PHYS_64BIT 277 #define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull 278 #else 279 #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE 280 #endif 281 #else 282 #define CONFIG_SYS_NAND_BASE 0xfff00000 283 #ifdef CONFIG_PHYS_64BIT 284 #define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull 285 #else 286 #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE 287 #endif 288 #endif 289 #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE,\ 290 CONFIG_SYS_NAND_BASE + 0x40000, \ 291 CONFIG_SYS_NAND_BASE + 0x80000, \ 292 CONFIG_SYS_NAND_BASE + 0xC0000} 293 #define CONFIG_SYS_MAX_NAND_DEVICE 4 294 #define CONFIG_CMD_NAND 1 295 #define CONFIG_NAND_FSL_ELBC 1 296 #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) 297 298 /* NAND boot: 4K NAND loader config */ 299 #define CONFIG_SYS_NAND_SPL_SIZE 0x1000 300 #define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) - 0x2000) 301 #define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR) 302 #define CONFIG_SYS_NAND_U_BOOT_START \ 303 (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE) 304 #define CONFIG_SYS_NAND_U_BOOT_OFFS (0) 305 #define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000) 306 #define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF) 307 308 /* NAND flash config */ 309 #define CONFIG_SYS_NAND_BR_PRELIM \ 310 (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ 311 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 312 | BR_PS_8 /* Port Size = 8 bit */ \ 313 | BR_MS_FCM /* MSEL = FCM */ \ 314 | BR_V) /* valid */ 315 #define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \ 316 | OR_FCM_PGS /* Large Page*/ \ 317 | OR_FCM_CSCT \ 318 | OR_FCM_CST \ 319 | OR_FCM_CHT \ 320 | OR_FCM_SCY_1 \ 321 | OR_FCM_TRLX \ 322 | OR_FCM_EHTR) 323 324 #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */ 325 #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */ 326 #define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ 327 #define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 328 329 #define CONFIG_SYS_BR4_PRELIM \ 330 (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x40000) \ 331 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 332 | BR_PS_8 /* Port Size = 8 bit */ \ 333 | BR_MS_FCM /* MSEL = FCM */ \ 334 | BR_V) /* valid */ 335 #define CONFIG_SYS_OR4_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 336 #define CONFIG_SYS_BR5_PRELIM \ 337 (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x80000) \ 338 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 339 | BR_PS_8 /* Port Size = 8 bit */ \ 340 | BR_MS_FCM /* MSEL = FCM */ \ 341 | BR_V) /* valid */ 342 #define CONFIG_SYS_OR5_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 343 344 #define CONFIG_SYS_BR6_PRELIM \ 345 (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0xc0000) \ 346 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 347 | BR_PS_8 /* Port Size = 8 bit */ \ 348 | BR_MS_FCM /* MSEL = FCM */ \ 349 | BR_V) /* valid */ 350 #define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 351 352 /* Serial Port - controlled on board with jumper J8 353 * open - index 2 354 * shorted - index 1 355 */ 356 #define CONFIG_CONS_INDEX 1 357 #define CONFIG_SYS_NS16550_SERIAL 358 #define CONFIG_SYS_NS16550_REG_SIZE 1 359 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) 360 #ifdef CONFIG_NAND_SPL 361 #define CONFIG_NS16550_MIN_FUNCTIONS 362 #endif 363 364 #define CONFIG_SYS_BAUDRATE_TABLE \ 365 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} 366 367 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500) 368 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600) 369 370 /* 371 * I2C 372 */ 373 #define CONFIG_SYS_I2C 374 #define CONFIG_SYS_I2C_FSL 375 #define CONFIG_SYS_FSL_I2C_SPEED 400000 376 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F 377 #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 378 #define CONFIG_SYS_FSL_I2C2_SPEED 400000 379 #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F 380 #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100 381 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} } 382 383 /* 384 * I2C2 EEPROM 385 */ 386 #define CONFIG_ID_EEPROM 387 #ifdef CONFIG_ID_EEPROM 388 #define CONFIG_SYS_I2C_EEPROM_NXID 389 #endif 390 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 391 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 392 #define CONFIG_SYS_EEPROM_BUS_NUM 1 393 394 /* 395 * eSPI - Enhanced SPI 396 */ 397 #define CONFIG_HARD_SPI 398 399 #if defined(CONFIG_SPI_FLASH) 400 #define CONFIG_SF_DEFAULT_SPEED 10000000 401 #define CONFIG_SF_DEFAULT_MODE 0 402 #endif 403 404 /* 405 * General PCI 406 * Memory space is mapped 1-1, but I/O space must start from 0. 407 */ 408 409 #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 410 #ifdef CONFIG_PHYS_64BIT 411 #define CONFIG_SYS_PCI1_MEM_BUS 0xf0000000 412 #define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull 413 #else 414 #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 415 #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 416 #endif 417 #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ 418 #define CONFIG_SYS_PCI1_IO_VIRT 0xffc00000 419 #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 420 #ifdef CONFIG_PHYS_64BIT 421 #define CONFIG_SYS_PCI1_IO_PHYS 0xfffc00000ull 422 #else 423 #define CONFIG_SYS_PCI1_IO_PHYS 0xffc00000 424 #endif 425 #define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64k */ 426 427 /* controller 1, Slot 1, tgtid 1, Base address a000 */ 428 #define CONFIG_SYS_PCIE1_NAME "Slot 1" 429 #define CONFIG_SYS_PCIE1_MEM_VIRT 0x90000000 430 #ifdef CONFIG_PHYS_64BIT 431 #define CONFIG_SYS_PCIE1_MEM_BUS 0xf8000000 432 #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc10000000ull 433 #else 434 #define CONFIG_SYS_PCIE1_MEM_BUS 0x90000000 435 #define CONFIG_SYS_PCIE1_MEM_PHYS 0x90000000 436 #endif 437 #define CONFIG_SYS_PCIE1_MEM_SIZE 0x08000000 /* 128M */ 438 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc10000 439 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 440 #ifdef CONFIG_PHYS_64BIT 441 #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc10000ull 442 #else 443 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc10000 444 #endif 445 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ 446 447 /* controller 2, Slot 2, tgtid 2, Base address 9000 */ 448 #define CONFIG_SYS_PCIE2_NAME "Slot 2" 449 #define CONFIG_SYS_PCIE2_MEM_VIRT 0x98000000 450 #ifdef CONFIG_PHYS_64BIT 451 #define CONFIG_SYS_PCIE2_MEM_BUS 0xf8000000 452 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc18000000ull 453 #else 454 #define CONFIG_SYS_PCIE2_MEM_BUS 0x98000000 455 #define CONFIG_SYS_PCIE2_MEM_PHYS 0x98000000 456 #endif 457 #define CONFIG_SYS_PCIE2_MEM_SIZE 0x08000000 /* 128M */ 458 #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc20000 459 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 460 #ifdef CONFIG_PHYS_64BIT 461 #define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc20000ull 462 #else 463 #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc20000 464 #endif 465 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ 466 467 /* controller 3, direct to uli, tgtid 3, Base address 8000 */ 468 #define CONFIG_SYS_PCIE3_NAME "Slot 3" 469 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 470 #ifdef CONFIG_PHYS_64BIT 471 #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 472 #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc20000000ull 473 #else 474 #define CONFIG_SYS_PCIE3_MEM_BUS 0xa0000000 475 #define CONFIG_SYS_PCIE3_MEM_PHYS 0xa0000000 476 #endif 477 #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ 478 #define CONFIG_SYS_PCIE3_IO_VIRT 0xffc30000 479 #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 480 #ifdef CONFIG_PHYS_64BIT 481 #define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc30000ull 482 #else 483 #define CONFIG_SYS_PCIE3_IO_PHYS 0xffc30000 484 #endif 485 #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ 486 487 #if defined(CONFIG_PCI) 488 /*PCIE video card used*/ 489 #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE3_IO_VIRT 490 491 /*PCI video card used*/ 492 /*#define VIDEO_IO_OFFSET CONFIG_SYS_PCI1_IO_VIRT*/ 493 494 /* video */ 495 496 #if defined(CONFIG_VIDEO) 497 #define CONFIG_BIOSEMU 498 #define CONFIG_ATI_RADEON_FB 499 #define CONFIG_VIDEO_LOGO 500 #define CONFIG_SYS_ISA_IO_BASE_ADDRESS CONFIG_SYS_PCIE3_IO_VIRT 501 #endif 502 503 #undef CONFIG_EEPRO100 504 #undef CONFIG_TULIP 505 506 #ifndef CONFIG_PCI_PNP 507 #define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BUS 508 #define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_IO_BUS 509 #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */ 510 #endif 511 512 #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ 513 514 #endif /* CONFIG_PCI */ 515 516 /* SATA */ 517 #define CONFIG_LIBATA 518 #define CONFIG_FSL_SATA 519 520 #define CONFIG_SYS_SATA_MAX_DEVICE 2 521 #define CONFIG_SATA1 522 #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR 523 #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA 524 #define CONFIG_SATA2 525 #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR 526 #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA 527 528 #ifdef CONFIG_FSL_SATA 529 #define CONFIG_LBA48 530 #define CONFIG_CMD_SATA 531 #define CONFIG_DOS_PARTITION 532 #endif 533 534 #if defined(CONFIG_TSEC_ENET) 535 536 #define CONFIG_MII 1 /* MII PHY management */ 537 #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ 538 #define CONFIG_TSEC1 1 539 #define CONFIG_TSEC1_NAME "eTSEC1" 540 #define CONFIG_TSEC3 1 541 #define CONFIG_TSEC3_NAME "eTSEC3" 542 543 #define CONFIG_FSL_SGMII_RISER 1 544 #define SGMII_RISER_PHY_OFFSET 0x1c 545 546 #define TSEC1_PHY_ADDR 1 /* TSEC1 -> PHY1 */ 547 #define TSEC3_PHY_ADDR 0 /* TSEC3 -> PHY0 */ 548 549 #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) 550 #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) 551 552 #define TSEC1_PHYIDX 0 553 #define TSEC3_PHYIDX 0 554 555 #define CONFIG_ETHPRIME "eTSEC1" 556 557 #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ 558 559 #endif /* CONFIG_TSEC_ENET */ 560 561 /* 562 * Environment 563 */ 564 565 #if defined(CONFIG_SYS_RAMBOOT) 566 #if defined(CONFIG_RAMBOOT_SPIFLASH) 567 #define CONFIG_ENV_IS_IN_SPI_FLASH 568 #define CONFIG_ENV_SPI_BUS 0 569 #define CONFIG_ENV_SPI_CS 0 570 #define CONFIG_ENV_SPI_MAX_HZ 10000000 571 #define CONFIG_ENV_SPI_MODE 0 572 #define CONFIG_ENV_SIZE 0x2000 /* 8KB */ 573 #define CONFIG_ENV_OFFSET 0xF0000 574 #define CONFIG_ENV_SECT_SIZE 0x10000 575 #elif defined(CONFIG_RAMBOOT_SDCARD) 576 #define CONFIG_ENV_IS_IN_MMC 577 #define CONFIG_FSL_FIXED_MMC_LOCATION 578 #define CONFIG_ENV_SIZE 0x2000 579 #define CONFIG_SYS_MMC_ENV_DEV 0 580 #else 581 #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ 582 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) 583 #define CONFIG_ENV_SIZE 0x2000 584 #endif 585 #else 586 #define CONFIG_ENV_IS_IN_FLASH 1 587 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) 588 #define CONFIG_ENV_SIZE 0x2000 589 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ 590 #endif 591 592 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ 593 #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ 594 595 /* 596 * Command line configuration. 597 */ 598 #define CONFIG_CMD_IRQ 599 #define CONFIG_CMD_IRQ 600 #define CONFIG_CMD_REGINFO 601 602 #if defined(CONFIG_PCI) 603 #define CONFIG_CMD_PCI 604 #endif 605 606 #undef CONFIG_WATCHDOG /* watchdog disabled */ 607 608 #ifdef CONFIG_MMC 609 #define CONFIG_FSL_ESDHC 610 #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR 611 #define CONFIG_GENERIC_MMC 612 #endif 613 614 /* 615 * USB 616 */ 617 #define CONFIG_HAS_FSL_MPH_USB 618 #ifdef CONFIG_HAS_FSL_MPH_USB 619 #define CONFIG_USB_EHCI 620 621 #ifdef CONFIG_USB_EHCI 622 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET 623 #define CONFIG_USB_EHCI_FSL 624 #endif 625 #endif 626 627 #if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI) 628 #define CONFIG_DOS_PARTITION 629 #endif 630 631 /* 632 * Miscellaneous configurable options 633 */ 634 #define CONFIG_SYS_LONGHELP /* undef to save memory */ 635 #define CONFIG_CMDLINE_EDITING /* Command-line editing */ 636 #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ 637 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ 638 #if defined(CONFIG_CMD_KGDB) 639 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ 640 #else 641 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ 642 #endif 643 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \ 644 + sizeof(CONFIG_SYS_PROMPT) + 16) /* Print Buffer Size */ 645 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ 646 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ 647 648 /* 649 * For booting Linux, the board info and command line data 650 * have to be in the first 64 MB of memory, since this is 651 * the maximum mapped by the Linux kernel during initialization. 652 */ 653 #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux */ 654 #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ 655 656 #if defined(CONFIG_CMD_KGDB) 657 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ 658 #endif 659 660 /* 661 * Environment Configuration 662 */ 663 664 /* The mac addresses for all ethernet interface */ 665 #if defined(CONFIG_TSEC_ENET) 666 #define CONFIG_HAS_ETH0 667 #define CONFIG_HAS_ETH1 668 #define CONFIG_HAS_ETH2 669 #define CONFIG_HAS_ETH3 670 #endif 671 672 #define CONFIG_IPADDR 192.168.1.254 673 674 #define CONFIG_HOSTNAME unknown 675 #define CONFIG_ROOTPATH "/opt/nfsroot" 676 #define CONFIG_BOOTFILE "uImage" 677 #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ 678 679 #define CONFIG_SERVERIP 192.168.1.1 680 #define CONFIG_GATEWAYIP 192.168.1.1 681 #define CONFIG_NETMASK 255.255.255.0 682 683 /* default location for tftp and bootm */ 684 #define CONFIG_LOADADDR 1000000 685 686 #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ 687 688 #define CONFIG_BAUDRATE 115200 689 690 #define CONFIG_EXTRA_ENV_SETTINGS \ 691 "netdev=eth0\0" \ 692 "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ 693 "tftpflash=tftpboot $loadaddr $uboot; " \ 694 "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ 695 " +$filesize; " \ 696 "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ 697 " +$filesize; " \ 698 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ 699 " $filesize; " \ 700 "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ 701 " +$filesize; " \ 702 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ 703 " $filesize\0" \ 704 "consoledev=ttyS0\0" \ 705 "ramdiskaddr=2000000\0" \ 706 "ramdiskfile=8536ds/ramdisk.uboot\0" \ 707 "fdtaddr=1e00000\0" \ 708 "fdtfile=8536ds/mpc8536ds.dtb\0" \ 709 "bdev=sda3\0" \ 710 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0" 711 712 #define CONFIG_HDBOOT \ 713 "setenv bootargs root=/dev/$bdev rw " \ 714 "console=$consoledev,$baudrate $othbootargs;" \ 715 "tftp $loadaddr $bootfile;" \ 716 "tftp $fdtaddr $fdtfile;" \ 717 "bootm $loadaddr - $fdtaddr" 718 719 #define CONFIG_NFSBOOTCOMMAND \ 720 "setenv bootargs root=/dev/nfs rw " \ 721 "nfsroot=$serverip:$rootpath " \ 722 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ 723 "console=$consoledev,$baudrate $othbootargs;" \ 724 "tftp $loadaddr $bootfile;" \ 725 "tftp $fdtaddr $fdtfile;" \ 726 "bootm $loadaddr - $fdtaddr" 727 728 #define CONFIG_RAMBOOTCOMMAND \ 729 "setenv bootargs root=/dev/ram rw " \ 730 "console=$consoledev,$baudrate $othbootargs;" \ 731 "tftp $ramdiskaddr $ramdiskfile;" \ 732 "tftp $loadaddr $bootfile;" \ 733 "tftp $fdtaddr $fdtfile;" \ 734 "bootm $loadaddr $ramdiskaddr $fdtaddr" 735 736 #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT 737 738 #endif /* __CONFIG_H */ 739