1 // SPDX-License-Identifier: GPL-2.0+ 2 /* 3 * Copyright (C) 2019 Rockchip Electronics Co., Ltd 4 */ 5 #include <common.h> 6 #include <asm/io.h> 7 #include <clk.h> 8 #include <dm.h> 9 #include <linux/bitops.h> 10 #include <misc.h> 11 #include <irq-generic.h> 12 #include <reset.h> 13 14 DECLARE_GLOBAL_DATA_PTR; 15 16 #define DECOM_CTRL 0x0 17 #define DECOM_ENR 0x4 18 #define DECOM_RADDR 0x8 19 #define DECOM_WADDR 0xc 20 #define DECOM_UDDSL 0x10 21 #define DECOM_UDDSH 0x14 22 #define DECOM_TXTHR 0x18 23 #define DECOM_RXTHR 0x1c 24 #define DECOM_SLEN 0x20 25 #define DECOM_STAT 0x24 26 #define DECOM_ISR 0x28 27 #define DECOM_IEN 0x2c 28 #define DECOM_AXI_STAT 0x30 29 #define DECOM_TSIZEL 0x34 30 #define DECOM_TSIZEH 0x38 31 #define DECOM_MGNUM 0x3c 32 #define DECOM_FRAME 0x40 33 #define DECOM_DICTID 0x44 34 #define DECOM_CSL 0x48 35 #define DECOM_CSH 0x4c 36 #define DECOM_LMTSL 0x50 37 #define DECOM_LMTSH 0x54 38 39 #define LZ4_HEAD_CSUM_CHECK_EN BIT(1) 40 #define LZ4_BLOCK_CSUM_CHECK_EN BIT(2) 41 #define LZ4_CONT_CSUM_CHECK_EN BIT(3) 42 43 #define DSOLIEN BIT(19) 44 #define ZDICTEIEN BIT(18) 45 #define GCMEIEN BIT(17) 46 #define GIDEIEN BIT(16) 47 #define CCCEIEN BIT(15) 48 #define BCCEIEN BIT(14) 49 #define HCCEIEN BIT(13) 50 #define CSEIEN BIT(12) 51 #define DICTEIEN BIT(11) 52 #define VNEIEN BIT(10) 53 #define WNEIEN BIT(9) 54 #define RDCEIEN BIT(8) 55 #define WRCEIEN BIT(7) 56 #define DISEIEN BIT(6) 57 #define LENEIEN BIT(5) 58 #define LITEIEN BIT(4) 59 #define SQMEIEN BIT(3) 60 #define SLCIEN BIT(2) 61 #define HDEIEN BIT(1) 62 #define DSIEN BIT(0) 63 64 #define DECOM_STOP BIT(0) 65 #define DECOM_COMPLETE BIT(0) 66 #define DECOM_GZIP_MODE BIT(4) 67 #define DECOM_ZLIB_MODE BIT(5) 68 #define DECOM_DEFLATE_MODE BIT(0) 69 #define DECOM_AXI_IDLE BIT(4) 70 #define DECOM_LZ4_MODE 0 71 72 #define DECOM_ENABLE 0x1 73 #define DECOM_DISABLE 0x0 74 75 #define DECOM_IRQ 0xffff /* fixme */ 76 77 #define DECOM_INT_MASK \ 78 (DSOLIEN | ZDICTEIEN | GCMEIEN | GIDEIEN | \ 79 CCCEIEN | BCCEIEN | HCCEIEN | CSEIEN | \ 80 DICTEIEN | VNEIEN | WNEIEN | RDCEIEN | WRCEIEN | \ 81 DISEIEN | LENEIEN | LITEIEN | SQMEIEN | SLCIEN | \ 82 HDEIEN | DSIEN) 83 84 #define DCLK_DECOM 400 * 1000 * 1000 85 86 struct rockchip_decom_priv { 87 struct reset_ctl rst; 88 void __iomem *base; 89 bool idle_check_once; 90 bool done; 91 struct clk dclk; 92 int cached; /* 1: access the data through dcache; 0: no dcache */ 93 }; 94 95 static int rockchip_decom_start(struct udevice *dev, void *buf) 96 { 97 struct rockchip_decom_priv *priv = dev_get_priv(dev); 98 struct decom_param *param = (struct decom_param *)buf; 99 unsigned int limit_lo = param->size_dst & 0xffffffff; 100 unsigned int limit_hi = param->size_dst >> 32; 101 ulong align_input, align_len; 102 103 #if CONFIG_IS_ENABLED(DM_RESET) 104 reset_assert(&priv->rst); 105 udelay(10); 106 reset_deassert(&priv->rst); 107 #endif 108 if (!priv->cached) { 109 /* src: make sure we get the real compressed data from ddr */ 110 align_input = 111 round_down(param->addr_src, CONFIG_SYS_CACHELINE_SIZE); 112 align_len = 113 round_up(param->size_src + (param->addr_src - align_input), 114 CONFIG_SYS_CACHELINE_SIZE); 115 flush_cache(align_input, align_len); 116 117 /* dst: invalidate dcache */ 118 align_input = 119 round_down(param->addr_dst, CONFIG_SYS_CACHELINE_SIZE); 120 align_len = 121 round_up(param->size_src + (param->addr_dst - align_input), 122 CONFIG_SYS_CACHELINE_SIZE); 123 invalidate_dcache_range(align_input, align_len); 124 } 125 126 priv->done = false; 127 128 if (param->mode == DECOM_LZ4) 129 writel(LZ4_CONT_CSUM_CHECK_EN | 130 LZ4_HEAD_CSUM_CHECK_EN | 131 LZ4_BLOCK_CSUM_CHECK_EN | 132 DECOM_LZ4_MODE, 133 priv->base + DECOM_CTRL); 134 else if (param->mode == DECOM_GZIP) 135 writel(DECOM_DEFLATE_MODE | DECOM_GZIP_MODE, 136 priv->base + DECOM_CTRL); 137 else if (param->mode == DECOM_ZLIB) 138 writel(DECOM_DEFLATE_MODE | DECOM_ZLIB_MODE, 139 priv->base + DECOM_CTRL); 140 141 writel(param->addr_src, priv->base + DECOM_RADDR); 142 writel(param->addr_dst, priv->base + DECOM_WADDR); 143 144 writel(limit_lo, priv->base + DECOM_LMTSL); 145 writel(limit_hi, priv->base + DECOM_LMTSH); 146 writel(DECOM_ENABLE, priv->base + DECOM_ENR); 147 148 priv->idle_check_once = true; 149 150 return 0; 151 } 152 153 static int rockchip_decom_stop(struct udevice *dev) 154 { 155 struct rockchip_decom_priv *priv = dev_get_priv(dev); 156 157 writel(DECOM_DISABLE, priv->base + DECOM_ENR); 158 159 return 0; 160 } 161 162 /* Caller must call this function to check if decompress done */ 163 static int rockchip_decom_done_poll(struct udevice *dev) 164 { 165 struct rockchip_decom_priv *priv = dev_get_priv(dev); 166 167 /* 168 * Test the decom is idle first time. 169 */ 170 if (!priv->idle_check_once) 171 return !(readl(priv->base + DECOM_AXI_STAT) & DECOM_AXI_IDLE); 172 173 return !(readl(priv->base + DECOM_STAT) & DECOM_COMPLETE); 174 } 175 176 static int rockchip_decom_capability(u32 *buf) 177 { 178 *buf = DECOM_GZIP; 179 180 return 0; 181 } 182 183 static int rockchip_decom_data_size(struct udevice *dev, u64 *buf) 184 { 185 struct rockchip_decom_priv *priv = dev_get_priv(dev); 186 struct decom_param *param = (struct decom_param *)buf; 187 u32 sizel, sizeh; 188 189 sizel = readl(priv->base + DECOM_TSIZEL); 190 sizeh = readl(priv->base + DECOM_TSIZEH); 191 param->size_dst = sizel | ((u64)sizeh << 32); 192 193 return 0; 194 } 195 196 /* Caller must fill in param @buf which represent struct decom_param */ 197 static int rockchip_decom_ioctl(struct udevice *dev, unsigned long request, 198 void *buf) 199 { 200 int ret = -EINVAL; 201 202 switch (request) { 203 case IOCTL_REQ_START: 204 ret = rockchip_decom_start(dev, buf); 205 break; 206 case IOCTL_REQ_POLL: 207 ret = rockchip_decom_done_poll(dev); 208 break; 209 case IOCTL_REQ_STOP: 210 ret = rockchip_decom_stop(dev); 211 break; 212 case IOCTL_REQ_CAPABILITY: 213 ret = rockchip_decom_capability(buf); 214 break; 215 case IOCTL_REQ_DATA_SIZE: 216 ret = rockchip_decom_data_size(dev, buf); 217 break; 218 default: 219 printf("Unsupported ioctl: %ld\n", (ulong)request); 220 break; 221 } 222 223 return ret; 224 } 225 226 static const struct misc_ops rockchip_decom_ops = { 227 .ioctl = rockchip_decom_ioctl, 228 }; 229 230 static int rockchip_decom_ofdata_to_platdata(struct udevice *dev) 231 { 232 struct rockchip_decom_priv *priv = dev_get_priv(dev); 233 234 priv->base = dev_read_addr_ptr(dev); 235 if (!priv->base) 236 return -ENOENT; 237 238 priv->cached = dev_read_u32_default(dev, "data-cached", 0); 239 240 return 0; 241 } 242 243 static int rockchip_decom_probe(struct udevice *dev) 244 { 245 #if CONFIG_IS_ENABLED(DM_RESET) 246 struct rockchip_decom_priv *priv = dev_get_priv(dev); 247 int ret; 248 249 ret = reset_get_by_name(dev, "dresetn", &priv->rst); 250 if (ret) { 251 debug("reset_get_by_name() failed: %d\n", ret); 252 return ret; 253 } 254 #endif 255 256 ret = clk_get_by_name(dev, "dclk", &priv->dclk); 257 if (ret < 0) 258 return ret; 259 260 ret = clk_set_rate(&priv->dclk, DCLK_DECOM); 261 if (ret < 0) 262 return ret; 263 264 return 0; 265 } 266 267 static const struct udevice_id rockchip_decom_ids[] = { 268 { .compatible = "rockchip,hw-decompress" }, 269 {} 270 }; 271 272 U_BOOT_DRIVER(rockchip_hw_decompress) = { 273 .name = "rockchip_hw_decompress", 274 .id = UCLASS_MISC, 275 .of_match = rockchip_decom_ids, 276 .probe = rockchip_decom_probe, 277 .ofdata_to_platdata = rockchip_decom_ofdata_to_platdata, 278 .priv_auto_alloc_size = sizeof(struct rockchip_decom_priv), 279 .ops = &rockchip_decom_ops, 280 }; 281