1 /* 2 * Keystone : Board initialization 3 * 4 * (C) Copyright 2014 5 * Texas Instruments Incorporated, <www.ti.com> 6 * 7 * SPDX-License-Identifier: GPL-2.0+ 8 */ 9 10 #include "board.h" 11 #include <common.h> 12 #include <spl.h> 13 #include <exports.h> 14 #include <fdt_support.h> 15 #include <asm/arch/ddr3.h> 16 #include <asm/arch/psc_defs.h> 17 #include <asm/ti-common/ti-aemif.h> 18 #include <asm/ti-common/keystone_net.h> 19 20 DECLARE_GLOBAL_DATA_PTR; 21 22 static struct aemif_config aemif_configs[] = { 23 { /* CS0 */ 24 .mode = AEMIF_MODE_NAND, 25 .wr_setup = 0xf, 26 .wr_strobe = 0x3f, 27 .wr_hold = 7, 28 .rd_setup = 0xf, 29 .rd_strobe = 0x3f, 30 .rd_hold = 7, 31 .turn_around = 3, 32 .width = AEMIF_WIDTH_8, 33 }, 34 }; 35 36 int dram_init(void) 37 { 38 ddr3_init(); 39 40 gd->ram_size = get_ram_size((long *)CONFIG_SYS_SDRAM_BASE, 41 CONFIG_MAX_RAM_BANK_SIZE); 42 aemif_init(ARRAY_SIZE(aemif_configs), aemif_configs); 43 return 0; 44 } 45 46 int board_init(void) 47 { 48 gd->bd->bi_boot_params = CONFIG_LINUX_BOOT_PARAM_ADDR; 49 50 return 0; 51 } 52 53 #ifdef CONFIG_DRIVER_TI_KEYSTONE_NET 54 int get_eth_env_param(char *env_name) 55 { 56 char *env; 57 int res = -1; 58 59 env = getenv(env_name); 60 if (env) 61 res = simple_strtol(env, NULL, 0); 62 63 return res; 64 } 65 66 int board_eth_init(bd_t *bis) 67 { 68 int j; 69 int res; 70 int port_num; 71 char link_type_name[32]; 72 73 /* By default, select PA PLL clock as PA clock source */ 74 if (psc_enable_module(KS2_LPSC_PA)) 75 return -1; 76 if (psc_enable_module(KS2_LPSC_CPGMAC)) 77 return -1; 78 if (psc_enable_module(KS2_LPSC_CRYPTO)) 79 return -1; 80 pass_pll_pa_clk_enable(); 81 82 port_num = get_num_eth_ports(); 83 84 for (j = 0; j < port_num; j++) { 85 sprintf(link_type_name, "sgmii%d_link_type", j); 86 res = get_eth_env_param(link_type_name); 87 if (res >= 0) 88 eth_priv_cfg[j].sgmii_link_type = res; 89 90 keystone2_emac_initialize(ð_priv_cfg[j]); 91 } 92 93 return 0; 94 } 95 #endif 96 97 #ifdef CONFIG_SPL_BUILD 98 void spl_board_init(void) 99 { 100 spl_init_keystone_plls(); 101 preloader_console_init(); 102 } 103 104 u32 spl_boot_device(void) 105 { 106 #if defined(CONFIG_SPL_SPI_LOAD) 107 return BOOT_DEVICE_SPI; 108 #else 109 puts("Unknown boot device\n"); 110 hang(); 111 #endif 112 } 113 #endif 114 115 #if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP) 116 void ft_board_setup(void *blob, bd_t *bd) 117 { 118 int lpae; 119 char *env; 120 char *endp; 121 int nbanks; 122 u64 size[2]; 123 u64 start[2]; 124 char name[32]; 125 int nodeoffset; 126 u32 ddr3a_size; 127 int unitrd_fixup = 0; 128 129 env = getenv("mem_lpae"); 130 lpae = env && simple_strtol(env, NULL, 0); 131 env = getenv("uinitrd_fixup"); 132 unitrd_fixup = env && simple_strtol(env, NULL, 0); 133 134 ddr3a_size = 0; 135 if (lpae) { 136 env = getenv("ddr3a_size"); 137 if (env) 138 ddr3a_size = simple_strtol(env, NULL, 10); 139 if ((ddr3a_size != 8) && (ddr3a_size != 4)) 140 ddr3a_size = 0; 141 } 142 143 nbanks = 1; 144 start[0] = bd->bi_dram[0].start; 145 size[0] = bd->bi_dram[0].size; 146 147 /* adjust memory start address for LPAE */ 148 if (lpae) { 149 start[0] -= CONFIG_SYS_SDRAM_BASE; 150 start[0] += CONFIG_SYS_LPAE_SDRAM_BASE; 151 } 152 153 if ((size[0] == 0x80000000) && (ddr3a_size != 0)) { 154 size[1] = ((u64)ddr3a_size - 2) << 30; 155 start[1] = 0x880000000; 156 nbanks++; 157 } 158 159 /* reserve memory at start of bank */ 160 sprintf(name, "mem_reserve_head"); 161 env = getenv(name); 162 if (env) { 163 start[0] += ustrtoul(env, &endp, 0); 164 size[0] -= ustrtoul(env, &endp, 0); 165 } 166 167 sprintf(name, "mem_reserve"); 168 env = getenv(name); 169 if (env) 170 size[0] -= ustrtoul(env, &endp, 0); 171 172 fdt_fixup_memory_banks(blob, start, size, nbanks); 173 174 /* Fix up the initrd */ 175 if (lpae && unitrd_fixup) { 176 int err; 177 u32 *prop1, *prop2; 178 u64 initrd_start, initrd_end; 179 180 nodeoffset = fdt_path_offset(blob, "/chosen"); 181 if (nodeoffset >= 0) { 182 prop1 = (u32 *)fdt_getprop(blob, nodeoffset, 183 "linux,initrd-start", NULL); 184 prop2 = (u32 *)fdt_getprop(blob, nodeoffset, 185 "linux,initrd-end", NULL); 186 if (prop1 && prop2) { 187 initrd_start = __be32_to_cpu(*prop1); 188 initrd_start -= CONFIG_SYS_SDRAM_BASE; 189 initrd_start += CONFIG_SYS_LPAE_SDRAM_BASE; 190 initrd_start = __cpu_to_be64(initrd_start); 191 initrd_end = __be32_to_cpu(*prop2); 192 initrd_end -= CONFIG_SYS_SDRAM_BASE; 193 initrd_end += CONFIG_SYS_LPAE_SDRAM_BASE; 194 initrd_end = __cpu_to_be64(initrd_end); 195 196 err = fdt_delprop(blob, nodeoffset, 197 "linux,initrd-start"); 198 if (err < 0) 199 puts("error deleting initrd-start\n"); 200 201 err = fdt_delprop(blob, nodeoffset, 202 "linux,initrd-end"); 203 if (err < 0) 204 puts("error deleting initrd-end\n"); 205 206 err = fdt_setprop(blob, nodeoffset, 207 "linux,initrd-start", 208 &initrd_start, 209 sizeof(initrd_start)); 210 if (err < 0) 211 puts("error adding initrd-start\n"); 212 213 err = fdt_setprop(blob, nodeoffset, 214 "linux,initrd-end", 215 &initrd_end, 216 sizeof(initrd_end)); 217 if (err < 0) 218 puts("error adding linux,initrd-end\n"); 219 } 220 } 221 } 222 } 223 224 void ft_board_setup_ex(void *blob, bd_t *bd) 225 { 226 int lpae; 227 u64 size; 228 char *env; 229 u64 *reserve_start; 230 231 env = getenv("mem_lpae"); 232 lpae = env && simple_strtol(env, NULL, 0); 233 234 if (lpae) { 235 /* 236 * the initrd and other reserved memory areas are 237 * embedded in in the DTB itslef. fix up these addresses 238 * to 36 bit format 239 */ 240 reserve_start = (u64 *)((char *)blob + 241 fdt_off_mem_rsvmap(blob)); 242 while (1) { 243 *reserve_start = __cpu_to_be64(*reserve_start); 244 size = __cpu_to_be64(*(reserve_start + 1)); 245 if (size) { 246 *reserve_start -= CONFIG_SYS_SDRAM_BASE; 247 *reserve_start += 248 CONFIG_SYS_LPAE_SDRAM_BASE; 249 *reserve_start = 250 __cpu_to_be64(*reserve_start); 251 } else { 252 break; 253 } 254 reserve_start += 2; 255 } 256 } 257 } 258 #endif 259