xref: /rk3399_rockchip-uboot/arch/powerpc/include/asm/fsl_serdes.h (revision 3d28c5c8ed84c47314fcc447c86964e7c898a1d5)
16ab4011bSKumar Gala /*
26ab4011bSKumar Gala  * Copyright 2010 Freescale Semiconductor, Inc.
36ab4011bSKumar Gala  *
46ab4011bSKumar Gala  * This program is free software; you can redistribute it and/or
56ab4011bSKumar Gala  * modify it under the terms of the GNU General Public License as
66ab4011bSKumar Gala  * published by the Free Software Foundation; either version 2 of
76ab4011bSKumar Gala  * the License, or (at your option) any later version.
86ab4011bSKumar Gala  *
96ab4011bSKumar Gala  * This program is distributed in the hope that it will be useful,
106ab4011bSKumar Gala  * but WITHOUT ANY WARRANTY; without even the implied warranty of
116ab4011bSKumar Gala  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
126ab4011bSKumar Gala  * GNU General Public License for more details.
136ab4011bSKumar Gala  *
146ab4011bSKumar Gala  * You should have received a copy of the GNU General Public License
156ab4011bSKumar Gala  * along with this program; if not, write to the Free Software
166ab4011bSKumar Gala  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
176ab4011bSKumar Gala  * MA 02111-1307 USA
186ab4011bSKumar Gala  */
196ab4011bSKumar Gala 
20a47a12beSStefan Roese #ifndef __FSL_SERDES_H
21a47a12beSStefan Roese #define __FSL_SERDES_H
22a47a12beSStefan Roese 
23a47a12beSStefan Roese #include <config.h>
24a47a12beSStefan Roese 
256ab4011bSKumar Gala enum srds_prtcl {
266ab4011bSKumar Gala 	NONE = 0,
276ab4011bSKumar Gala 	PCIE1,
286ab4011bSKumar Gala 	PCIE2,
296ab4011bSKumar Gala 	PCIE3,
306ab4011bSKumar Gala 	PCIE4,
316ab4011bSKumar Gala 	SATA1,
326ab4011bSKumar Gala 	SATA2,
336ab4011bSKumar Gala 	SRIO1,
346ab4011bSKumar Gala 	SRIO2,
3534a8258fSKumar Gala 	SGMII_FM1_DTSEC1,
3634a8258fSKumar Gala 	SGMII_FM1_DTSEC2,
3734a8258fSKumar Gala 	SGMII_FM1_DTSEC3,
3834a8258fSKumar Gala 	SGMII_FM1_DTSEC4,
3934a8258fSKumar Gala 	SGMII_FM1_DTSEC5,
4034a8258fSKumar Gala 	SGMII_FM2_DTSEC1,
4134a8258fSKumar Gala 	SGMII_FM2_DTSEC2,
4234a8258fSKumar Gala 	SGMII_FM2_DTSEC3,
4334a8258fSKumar Gala 	SGMII_FM2_DTSEC4,
446ab4011bSKumar Gala 	SGMII_TSEC1,
456ab4011bSKumar Gala 	SGMII_TSEC2,
466ab4011bSKumar Gala 	SGMII_TSEC3,
476ab4011bSKumar Gala 	SGMII_TSEC4,
486ab4011bSKumar Gala 	XAUI_FM1,
496ab4011bSKumar Gala 	XAUI_FM2,
506ab4011bSKumar Gala 	AURORA,
516ab4011bSKumar Gala };
52a47a12beSStefan Roese 
536ab4011bSKumar Gala int is_serdes_configured(enum srds_prtcl device);
54af025065SKumar Gala void fsl_serdes_init(void);
55a47a12beSStefan Roese 
56*3d28c5c8SEmil Medve #ifdef CONFIG_FSL_CORENET
57*3d28c5c8SEmil Medve int serdes_get_first_lane(enum srds_prtcl device);
58*3d28c5c8SEmil Medve #endif
59*3d28c5c8SEmil Medve 
60a47a12beSStefan Roese #endif /* __FSL_SERDES_H */
61