xref: /rk3399_rockchip-uboot/arch/mips/include/asm/malta.h (revision baf37f06c5cc51d2b9d71a2c83d5d92de60203a9)
15a4dcfacSGabor Juhos /*
25a4dcfacSGabor Juhos  * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
35a4dcfacSGabor Juhos  *
45a4dcfacSGabor Juhos  * This program is free software; you can redistribute it and/or modify it
55a4dcfacSGabor Juhos  * under the terms of the GNU General Public License version 2 as published
65a4dcfacSGabor Juhos  * by the Free Software Foundation.
75a4dcfacSGabor Juhos  */
85a4dcfacSGabor Juhos 
95a4dcfacSGabor Juhos #ifndef _MIPS_ASM_MALTA_H
105a4dcfacSGabor Juhos #define _MIPS_ASM_MALTA_H
115a4dcfacSGabor Juhos 
12ac12984dSGabor Juhos #define MALTA_GT_BASE			0x1be00000
13*baf37f06SPaul Burton #define MALTA_GT_PCIIO_BASE		0x18000000
14*baf37f06SPaul Burton #define MALTA_GT_UART0_BASE		(MALTA_GT_PCIIO_BASE + 0x3f8)
15*baf37f06SPaul Burton 
16*baf37f06SPaul Burton #define MALTA_MSC01_BIU_BASE		0x1bc80000
17*baf37f06SPaul Burton #define MALTA_MSC01_PCI_BASE		0x1bd00000
18*baf37f06SPaul Burton #define MALTA_MSC01_PBC_BASE		0x1bd40000
19*baf37f06SPaul Burton #define MALTA_MSC01_IP1_BASE		0x1bc00000
20*baf37f06SPaul Burton #define MALTA_MSC01_IP1_SIZE		0x00400000
21*baf37f06SPaul Burton #define MALTA_MSC01_IP2_BASE1		0x10000000
22*baf37f06SPaul Burton #define MALTA_MSC01_IP2_SIZE1		0x08000000
23*baf37f06SPaul Burton #define MALTA_MSC01_IP2_BASE2		0x18000000
24*baf37f06SPaul Burton #define MALTA_MSC01_IP2_SIZE2		0x04000000
25*baf37f06SPaul Burton #define MALTA_MSC01_IP3_BASE		0x1c000000
26*baf37f06SPaul Burton #define MALTA_MSC01_IP3_SIZE		0x04000000
27*baf37f06SPaul Burton #define MALTA_MSC01_PCIMEM_BASE		0x10000000
28*baf37f06SPaul Burton #define MALTA_MSC01_PCIMEM_SIZE		0x10000000
29*baf37f06SPaul Burton #define MALTA_MSC01_PCIMEM_MAP		0x10000000
30*baf37f06SPaul Burton #define MALTA_MSC01_PCIIO_BASE		0x1b000000
31*baf37f06SPaul Burton #define MALTA_MSC01_PCIIO_SIZE		0x00800000
32*baf37f06SPaul Burton #define MALTA_MSC01_PCIIO_MAP		0x00000000
33*baf37f06SPaul Burton #define MALTA_MSC01_UART0_BASE		(MALTA_MSC01_PCIIO_BASE + 0x3f8)
34ac12984dSGabor Juhos 
3501564315SGabor Juhos #define MALTA_RESET_BASE		0x1f000500
3601564315SGabor Juhos #define GORESET				0x42
3701564315SGabor Juhos 
3852caee0fSGabor Juhos #define MALTA_FLASH_BASE		0x1fc00000
3952caee0fSGabor Juhos 
40*baf37f06SPaul Burton #define MALTA_REVISION			0x1fc00010
41*baf37f06SPaul Burton #define MALTA_REVISION_CORID_SHF	10
42*baf37f06SPaul Burton #define MALTA_REVISION_CORID_MSK	(0x3f << MALTA_REVISION_CORID_SHF)
43*baf37f06SPaul Burton #define MALTA_REVISION_CORID_CORE_LV		1
44*baf37f06SPaul Burton #define MALTA_REVISION_CORID_CORE_FPGA6		14
45*baf37f06SPaul Burton 
465a4dcfacSGabor Juhos #endif /* _MIPS_ASM_MALTA_H */
47