1*d5cf3297SMasahiro Yamada /*
2*d5cf3297SMasahiro Yamada * Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com>
3*d5cf3297SMasahiro Yamada *
4*d5cf3297SMasahiro Yamada * SPDX-License-Identifier: GPL-2.0+
5*d5cf3297SMasahiro Yamada */
6*d5cf3297SMasahiro Yamada
7*d5cf3297SMasahiro Yamada #include <config.h>
8*d5cf3297SMasahiro Yamada #include <linux/kernel.h>
9*d5cf3297SMasahiro Yamada #include <linux/io.h>
10*d5cf3297SMasahiro Yamada
11*d5cf3297SMasahiro Yamada #include "../sc64-regs.h"
12*d5cf3297SMasahiro Yamada #include "../sg-regs.h"
13*d5cf3297SMasahiro Yamada #include "debug-uart.h"
14*d5cf3297SMasahiro Yamada
15*d5cf3297SMasahiro Yamada #define UNIPHIER_LD20_UART_CLK 58820000
16*d5cf3297SMasahiro Yamada
uniphier_ld20_debug_uart_init(void)17*d5cf3297SMasahiro Yamada unsigned int uniphier_ld20_debug_uart_init(void)
18*d5cf3297SMasahiro Yamada {
19*d5cf3297SMasahiro Yamada u32 tmp;
20*d5cf3297SMasahiro Yamada
21*d5cf3297SMasahiro Yamada sg_set_iectrl(54); /* TXD0 */
22*d5cf3297SMasahiro Yamada sg_set_iectrl(58); /* TXD1 */
23*d5cf3297SMasahiro Yamada sg_set_iectrl(90); /* TXD2 */
24*d5cf3297SMasahiro Yamada sg_set_iectrl(94); /* TXD3 */
25*d5cf3297SMasahiro Yamada sg_set_pinsel(54, 0, 8, 4); /* TXD0 -> TXD0 */
26*d5cf3297SMasahiro Yamada sg_set_pinsel(58, 1, 8, 4); /* SPITXD1 -> TXD1 */
27*d5cf3297SMasahiro Yamada sg_set_pinsel(90, 1, 8, 4); /* PC0WE -> TXD2 */
28*d5cf3297SMasahiro Yamada sg_set_pinsel(94, 1, 8, 4); /* PCD00 -> TXD3 */
29*d5cf3297SMasahiro Yamada
30*d5cf3297SMasahiro Yamada tmp = readl(SC_CLKCTRL4);
31*d5cf3297SMasahiro Yamada tmp |= SC_CLKCTRL4_PERI;
32*d5cf3297SMasahiro Yamada writel(tmp, SC_CLKCTRL4);
33*d5cf3297SMasahiro Yamada
34*d5cf3297SMasahiro Yamada return DIV_ROUND_CLOSEST(UNIPHIER_LD20_UART_CLK, 16 * CONFIG_BAUDRATE);
35*d5cf3297SMasahiro Yamada }
36