xref: /rk3399_rockchip-uboot/arch/arm/include/asm/arch-bcm281xx/sysmap.h (revision 6f4e050639241218987541f4729172e4e0e2ff31)
1989ce049SDarwin Rambo /*
2989ce049SDarwin Rambo  * Copyright 2013 Broadcom Corporation.
3989ce049SDarwin Rambo  *
4989ce049SDarwin Rambo  * SPDX-License-Identifier:      GPL-2.0+
5989ce049SDarwin Rambo  */
6989ce049SDarwin Rambo 
7989ce049SDarwin Rambo #ifndef __ARCH_BCM281XX_SYSMAP_H
8989ce049SDarwin Rambo 
9989ce049SDarwin Rambo #define BSC1_BASE_ADDR		0x3e016000
10989ce049SDarwin Rambo #define BSC2_BASE_ADDR		0x3e017000
11989ce049SDarwin Rambo #define BSC3_BASE_ADDR		0x3e018000
122d66a0fdSJiandong Zheng #define DWDMA_AHB_BASE_ADDR	0x38100000
132d66a0fdSJiandong Zheng #define ESUB_CLK_BASE_ADDR	0x38000000
142d66a0fdSJiandong Zheng #define ESW_CONTRL_BASE_ADDR	0x38200000
15989ce049SDarwin Rambo #define GPIO2_BASE_ADDR		0x35003000
164d013d8fSSteve Rae #define HSOTG_BASE_ADDR		0x3f120000
174d013d8fSSteve Rae #define HSOTG_CTRL_BASE_ADDR	0x3f130000
18989ce049SDarwin Rambo #define KONA_MST_CLK_BASE_ADDR	0x3f001000
19989ce049SDarwin Rambo #define KONA_SLV_CLK_BASE_ADDR	0x3e011000
20989ce049SDarwin Rambo #define PMU_BSC_BASE_ADDR	0x3500d000
21989ce049SDarwin Rambo #define PWRMGR_BASE_ADDR	0x35010000
22989ce049SDarwin Rambo #define SDIO1_BASE_ADDR		0x3f180000
23989ce049SDarwin Rambo #define SDIO2_BASE_ADDR		0x3f190000
24989ce049SDarwin Rambo #define SDIO3_BASE_ADDR		0x3f1a0000
25989ce049SDarwin Rambo #define SDIO4_BASE_ADDR		0x3f1b0000
26989ce049SDarwin Rambo #define SECWD_BASE_ADDR		0x3500c000
27989ce049SDarwin Rambo #define SECWD2_BASE_ADDR	0x35002f40
28989ce049SDarwin Rambo #define TIMER_BASE_ADDR		0x3e00d000
29989ce049SDarwin Rambo 
30*854cbd29SJiandong Zheng #define HSOTG_DCTL_OFFSET					0x00000804
31*854cbd29SJiandong Zheng #define    HSOTG_DCTL_SFTDISCON_MASK				0x00000002
32*854cbd29SJiandong Zheng 
33*854cbd29SJiandong Zheng #define HSOTG_CTRL_PHY_P1CTL_OFFSET				0x00000008
34*854cbd29SJiandong Zheng #define    HSOTG_CTRL_PHY_P1CTL_SOFT_RESET_MASK			0x00000002
35*854cbd29SJiandong Zheng #define    HSOTG_CTRL_PHY_P1CTL_NON_DRIVING_MASK		0x00000001
36*854cbd29SJiandong Zheng 
37989ce049SDarwin Rambo #endif
38