arm/dts/rv1126b-pinctrl.dtsi

// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2024 Rockchip Electronics Co., Ltd.
 */

#include <dt-bindings/pinctrl/rockchip.h>
#include "rockchip-pinconf.dtsi"

/*
 * This file is auto generated by pin2dts tool, please keep these code
 * by adding changes at end of this file.
 */
&pinctrl {
	cam_clk0 {
		cam_clk0_pins: cam-clk0-pins {
			rockchip,pins =
				/* cam_clk0_out */
				<4 RK_PB1 3 &pcfg_pull_none>;
		};
	};

	cam_clk1 {
		cam_clk1_pins: cam-clk1-pins {
			rockchip,pins =
				/* cam_clk1_out */
				<4 RK_PB0 3 &pcfg_pull_none>;
		};
	};

	cam_clk2 {
		cam_clk2_pins: cam-clk2-pins {
			rockchip,pins =
				/* cam_clk2_out */
				<4 RK_PA1 3 &pcfg_pull_none>;
		};
	};

	cam_clk3 {
		cam_clk3_pins: cam-clk3-pins {
			rockchip,pins =
				/* cam_clk3_out */
				<4 RK_PA0 3 &pcfg_pull_none>;
		};
	};

	can0 {
		can0m0_pins: can0m0-pins {
			rockchip,pins =
				/* can0_rxd_m0 */
				<5 RK_PD4 3 &pcfg_pull_none>,
				/* can0_txd_m0 */
				<5 RK_PD5 3 &pcfg_pull_none>;
		};

		can0m1_pins: can0m1-pins {
			rockchip,pins =
				/* can0_rxd_m1 */
				<6 RK_PA0 4 &pcfg_pull_none>,
				/* can0_txd_m1 */
				<6 RK_PA1 4 &pcfg_pull_none>;
		};
	};

	can1 {
		can1m0_pins: can1m0-pins {
			rockchip,pins =
				/* can1_rxd_m0 */
				<5 RK_PD6 3 &pcfg_pull_none>,
				/* can1_txd_m0 */
				<5 RK_PD7 3 &pcfg_pull_none>;
		};

		can1m1_pins: can1m1-pins {
			rockchip,pins =
				/* can1_rxd_m1 */
				<6 RK_PA2 4 &pcfg_pull_none>,
				/* can1_txd_m1 */
				<6 RK_PA3 4 &pcfg_pull_none>;
		};
	};

	clk {
		clk_pins: clk-pins {
			rockchip,pins =
				/* clk_32k */
				<0 RK_PA2 2 &pcfg_pull_none>;
		};
	};

	dsm_aud {
		dsm_aud_ln_pins: dsm-aud-ln-pins {
			rockchip,pins =
				/* dsm_aud_ln */
				<7 RK_PA3 4 &pcfg_pull_none>;
		};

		dsm_aud_lp_pins: dsm-aud-lp-pins {
			rockchip,pins =
				/* dsm_aud_lp */
				<7 RK_PA5 4 &pcfg_pull_none>;
		};

		dsm_aud_rn_pins: dsm-aud-rn-pins {
			rockchip,pins =
				/* dsm_aud_rn */
				<7 RK_PB0 4 &pcfg_pull_none>;
		};

		dsm_aud_rp_pins: dsm-aud-rp-pins {
			rockchip,pins =
				/* dsm_aud_rp */
				<7 RK_PB1 4 &pcfg_pull_none>;
		};
	};

	dsmc {
		dsmc_int_pins: dsmc-int-pins {
			rockchip,pins =
				/* dsmc_int0 */
				<5 RK_PB6 5 &pcfg_pull_down>,
				/* dsmc_int1 */
				<5 RK_PB2 5 &pcfg_pull_down>;
		};

		dsmc_clk_pins: dsmc-clk-pins {
			rockchip,pins =
				/* dsmc_clkn */
				<5 RK_PB6 4 &pcfg_pull_up>,
				/* dsmc_resetn */
				<5 RK_PB2 4 &pcfg_pull_up>;
		};

		dsmc_csn_pins: dsmc-csn-pins {
			rockchip,pins =
				/* dsmc_csn0 */
				<5 RK_PB4 4 &pcfg_pull_up>,
				/* dsmc_csn1 */
				<5 RK_PA0 4 &pcfg_pull_up>,
				/* dsmc_csn2 */
				<5 RK_PD1 4 &pcfg_pull_up>,
				/* dsmc_csn3 */
				<5 RK_PD0 4 &pcfg_pull_up>;
		};

		dsmc_bus16_pins: dsmc-bus16-pins {
			rockchip,pins =
				/* dsmc_clkp */
				<5 RK_PB7 4 &pcfg_pull_down>,
				/* dsmc_d0 */
				<5 RK_PC7 4 &pcfg_pull_down>,
				/* dsmc_d1 */
				<5 RK_PC6 4 &pcfg_pull_down>,
				/* dsmc_d2 */
				<5 RK_PC5 4 &pcfg_pull_down>,
				/* dsmc_d3 */
				<5 RK_PC4 4 &pcfg_pull_down>,
				/* dsmc_d4 */
				<5 RK_PC3 4 &pcfg_pull_down>,
				/* dsmc_d5 */
				<5 RK_PC2 4 &pcfg_pull_down>,
				/* dsmc_d6 */
				<5 RK_PC1 4 &pcfg_pull_down>,
				/* dsmc_d7 */
				<5 RK_PC0 4 &pcfg_pull_down>,
				/* dsmc_d8 */
				<5 RK_PB1 4 &pcfg_pull_down>,
				/* dsmc_d9 */
				<5 RK_PB0 4 &pcfg_pull_down>,
				/* dsmc_d10 */
				<5 RK_PA7 4 &pcfg_pull_down>,
				/* dsmc_d11 */
				<5 RK_PA6 4 &pcfg_pull_down>,
				/* dsmc_d12 */
				<5 RK_PA5 4 &pcfg_pull_down>,
				/* dsmc_d13 */
				<5 RK_PA4 4 &pcfg_pull_down>,
				/* dsmc_d14 */
				<5 RK_PA3 4 &pcfg_pull_down>,
				/* dsmc_d15 */
				<5 RK_PA2 4 &pcfg_pull_down>,
				/* dsmc_dqs0 */
				<5 RK_PB5 4 &pcfg_pull_down>,
				/* dsmc_dqs1 */
				<5 RK_PA1 4 &pcfg_pull_down>,
				/* dsmc_int2 */
				<5 RK_PD3 4 &pcfg_pull_down>,
				/* dsmc_int3 */
				<5 RK_PD2 4 &pcfg_pull_down>,
				/* dsmc_rdyn */
				<5 RK_PB3 4 &pcfg_pull_down>;
		};
	};

	emmc {
		emmc_pins: emmc-pins {
			rockchip,pins =
				/* emmc_clk */
				<1 RK_PB3 1 &pcfg_pull_none>,
				/* emmc_cmd */
				<1 RK_PB1 1 &pcfg_pull_none>,
				/* emmc_d0 */
				<1 RK_PA0 1 &pcfg_pull_none>,
				/* emmc_d1 */
				<1 RK_PA1 1 &pcfg_pull_none>,
				/* emmc_d2 */
				<1 RK_PA2 1 &pcfg_pull_none>,
				/* emmc_d3 */
				<1 RK_PA3 1 &pcfg_pull_none>,
				/* emmc_d4 */
				<1 RK_PA4 1 &pcfg_pull_none>,
				/* emmc_d5 */
				<1 RK_PA5 1 &pcfg_pull_none>,
				/* emmc_d6 */
				<1 RK_PA6 1 &pcfg_pull_none>,
				/* emmc_d7 */
				<1 RK_PA7 1 &pcfg_pull_none>;
		};
	};

	emmc_testclk {
		emmc_testclk_pins: emmc-testclk-pins {
			rockchip,pins =
				/* emmc_testclk_out */
				<2 RK_PA2 4 &pcfg_pull_none>;
		};
	};

	emmc_testdata {
		emmc_testdata_pins: emmc-testdata-pins {
			rockchip,pins =
				/* emmc_testdata_out */
				<2 RK_PA3 4 &pcfg_pull_none>;
		};
	};

	eth {
		ethm0_pins: ethm0-pins {
			rockchip,pins =
				/* eth_mclk_m0 */
				<6 RK_PB4 3 &pcfg_pull_none>,
				/* eth_mdc_m0 */
				<6 RK_PC0 3 &pcfg_pull_none>,
				/* eth_mdio_m0 */
				<6 RK_PB7 3 &pcfg_pull_none>,
				/* eth_ppsclk_m0 */
				<6 RK_PA2 3 &pcfg_pull_none>,
				/* eth_ppstrig_m0 */
				<6 RK_PA0 3 &pcfg_pull_none>,
				/* eth_rxclk_m0 */
				<6 RK_PC3 3 &pcfg_pull_none>,
				/* eth_rxctl_m0 */
				<6 RK_PB5 3 &pcfg_pull_none>,
				/* eth_rxd0_m0 */
				<6 RK_PB2 3 &pcfg_pull_none>,
				/* eth_rxd1_m0 */
				<6 RK_PB3 3 &pcfg_pull_none>,
				/* eth_rxd2_m0 */
				<6 RK_PA3 3 &pcfg_pull_none>,
				/* eth_rxd3_m0 */
				<6 RK_PA4 3 &pcfg_pull_none>,
				/* eth_rxer_m0 */
				<6 RK_PB6 3 &pcfg_pull_none>,
				/* eth_txclk_m0 */
				<6 RK_PC2 3 &pcfg_pull_none>,
				/* eth_txctl_m0 */
				<6 RK_PB1 3 &pcfg_pull_none>,
				/* eth_txd0_m0 */
				<6 RK_PA7 3 &pcfg_pull_none>,
				/* eth_txd1_m0 */
				<6 RK_PB0 3 &pcfg_pull_none>,
				/* eth_txd2_m0 */
				<6 RK_PA5 3 &pcfg_pull_none>,
				/* eth_txd3_m0 */
				<6 RK_PA6 3 &pcfg_pull_none>;
		};

		ethm1_pins: ethm1-pins {
			rockchip,pins =
				/* eth_mclk_m1 */
				<5 RK_PB3 2 &pcfg_pull_none>,
				/* eth_mdc_m1 */
				<5 RK_PB6 2 &pcfg_pull_none>,
				/* eth_mdio_m1 */
				<5 RK_PB5 2 &pcfg_pull_none>,
				/* eth_ppsclk_m1 */
				<5 RK_PA2 2 &pcfg_pull_none>,
				/* eth_ppstrig_m1 */
				<5 RK_PD1 3 &pcfg_pull_none>,
				/* eth_rxclk_m1 */
				<5 RK_PC7 2 &pcfg_pull_none>,
				/* eth_rxctl_m1 */
				<5 RK_PB0 2 &pcfg_pull_none>,
				/* eth_rxd0_m1 */
				<5 RK_PB1 2 &pcfg_pull_none>,
				/* eth_rxd1_m1 */
				<5 RK_PB2 2 &pcfg_pull_none>,
				/* eth_rxd2_m1 */
				<5 RK_PC3 2 &pcfg_pull_none>,
				/* eth_rxd3_m1 */
				<5 RK_PC4 2 &pcfg_pull_none>,
				/* eth_rxer_m1 */
				<5 RK_PB4 2 &pcfg_pull_none>,
				/* eth_txclk_m1 */
				<5 RK_PC6 2 &pcfg_pull_none>,
				/* eth_txctl_m1 */
				<5 RK_PC2 2 &pcfg_pull_none>,
				/* eth_txd0_m1 */
				<5 RK_PB7 2 &pcfg_pull_none>,
				/* eth_txd1_m1 */
				<5 RK_PC0 2 &pcfg_pull_none>,
				/* eth_txd2_m1 */
				<5 RK_PC5 2 &pcfg_pull_none>,
				/* eth_txd3_m1 */
				<5 RK_PA0 2 &pcfg_pull_none>;
		};
	};

	eth_clk_25m {
		eth_clk_25mm0_out_pins: eth-clk-25mm0-out-pins {
			rockchip,pins =
				/* eth_clk_25m_out_m0 */
				<6 RK_PC1 3 &pcfg_pull_none>;
		};

		eth_clk_25mm1_out_pins: eth-clk-25mm1-out-pins {
			rockchip,pins =
				/* eth_clk_25m_out_m1 */
				<5 RK_PC1 2 &pcfg_pull_none>;
		};
	};

	eth_ptp {
		eth_ptpm0_pins: eth-ptpm0-pins {
			rockchip,pins =
				/* eth_ptp_refclk_m0 */
				<6 RK_PA1 3 &pcfg_pull_none>;
		};

		eth_ptpm1_pins: eth-ptpm1-pins {
			rockchip,pins =
				/* eth_ptp_refclk_m1 */
				<5 RK_PD0 3 &pcfg_pull_none>;
		};
	};

	eth_testrxclk {
		eth_testrxclkm0_pins: eth-testrxclkm0-pins {
			rockchip,pins =
				/* eth_testrxclk_out_m0 */
				<5 RK_PB6 6 &pcfg_pull_none>;
		};

		eth_testrxclkm1_pins: eth-testrxclkm1-pins {
			rockchip,pins =
				/* eth_testrxclk_out_m1 */
				<6 RK_PC0 4 &pcfg_pull_none>;
		};
	};

	eth_testrxd {
		eth_testrxdm0_pins: eth-testrxdm0-pins {
			rockchip,pins =
				/* eth_testrxd_out_m0 */
				<5 RK_PB5 6 &pcfg_pull_none>;
		};

		eth_testrxdm1_pins: eth-testrxdm1-pins {
			rockchip,pins =
				/* eth_testrxd_out_m1 */
				<6 RK_PB7 4 &pcfg_pull_none>;
		};
	};

	fephy {
		fephym0_pins: fephym0-pins {
			rockchip,pins =
				/* fephy_ledlink_m0 */
				<3 RK_PB4 6 &pcfg_pull_none>,
				/* fephy_ledspd_m0 */
				<3 RK_PB5 6 &pcfg_pull_none>;
		};

		fephym1_pins: fephym1-pins {
			rockchip,pins =
				/* fephy_ledlink_m1 */
				<5 RK_PD4 1 &pcfg_pull_none>,
				/* fephy_ledspd_m1 */
				<5 RK_PD5 1 &pcfg_pull_none>;
		};

		fephym2_pins: fephym2-pins {
			rockchip,pins =
				/* fephy_ledlink_m2 */
				<6 RK_PC2 4 &pcfg_pull_none>,
				/* fephy_ledspd_m2 */
				<6 RK_PC3 4 &pcfg_pull_none>;
		};
	};

	flash_trig {
		flash_trig_pins: flash-trig-pins {
			rockchip,pins =
				/* flash_trig_out */
				<3 RK_PB2 6 &pcfg_pull_none>;
		};
	};

	fspi0 {
		fspi0_bus4_pins: fspi0-bus4-pins {
			rockchip,pins =
				/* fspi0_d0 */
				<1 RK_PB4 1 &pcfg_pull_none>,
				/* fspi0_d1 */
				<1 RK_PB5 1 &pcfg_pull_none>,
				/* fspi0_d2 */
				<1 RK_PB2 1 &pcfg_pull_none>,
				/* fspi0_d3 */
				<1 RK_PB6 1 &pcfg_pull_none>;
		};

		fspi0_clk_pins: fspi0-clk-pins {
			rockchip,pins =
				/* fspi0_clk */
				<1 RK_PB7 1 &pcfg_pull_none>;
		};
		fspi0_csn0_pins: fspi0-csn0-pins {
			rockchip,pins =
				/* fspi0_csn0 */
				<1 RK_PB0 1 &pcfg_pull_none>;
		};
		fspi0_csn1_pins: fspi0-csn1-pins {
			rockchip,pins =
				/* fspi0_csn1 */
				<1 RK_PA5 2 &pcfg_pull_none>;
		};
	};

	fspi1 {
		fspi1m0_bus4_pins: fspi1m0-bus4-pins {
			rockchip,pins =
				/* fspi1_d0_m0 */
				<0 RK_PB0 1 &pcfg_pull_none>,
				/* fspi1_d1_m0 */
				<0 RK_PB1 1 &pcfg_pull_none>,
				/* fspi1_d2_m0 */
				<0 RK_PA6 1 &pcfg_pull_none>,
				/* fspi1_d3_m0 */
				<0 RK_PA1 1 &pcfg_pull_none>;
		};

		fspi1m0_clk_pins: fspi1m0-clk-pins {
			rockchip,pins =
				/* fspi1m0_clk */
				<0 RK_PB2 1 &pcfg_pull_none>;
		};
		fspi1m0_csn0_pins: fspi1m0-csn0-pins {
			rockchip,pins =
				/* fspi1m0_csn0 */
				<0 RK_PA7 1 &pcfg_pull_none>;
		};

		fspi1m1_bus4_pins: fspi1m1-bus4-pins {
			rockchip,pins =
				/* fspi1_d0_m1 */
				<1 RK_PA0 2 &pcfg_pull_none>,
				/* fspi1_d1_m1 */
				<1 RK_PA1 2 &pcfg_pull_none>,
				/* fspi1_d2_m1 */
				<1 RK_PA2 2 &pcfg_pull_none>,
				/* fspi1_d3_m1 */
				<1 RK_PA3 2 &pcfg_pull_none>;
		};

		fspi1m1_clk_pins: fspi1m1-clk-pins {
			rockchip,pins =
				/* fspi1m1_clk */
				<1 RK_PB3 2 &pcfg_pull_none>;
		};
		fspi1m1_csn0_pins: fspi1m1-csn0-pins {
			rockchip,pins =
				/* fspi1m1_csn0 */
				<1 RK_PB1 2 &pcfg_pull_none>;
		};
	};

	i2c0 {
		i2c0m0_pins: i2c0m0-pins {
			rockchip,pins =
				/* i2c0_scl_m0 */
				<0 RK_PC2 5 &pcfg_pull_none>,
				/* i2c0_sda_m0 */
				<0 RK_PC3 5 &pcfg_pull_none>;
		};

		i2c0m1_pins: i2c0m1-pins {
			rockchip,pins =
				/* i2c0_scl_m1 */
				<2 RK_PA1 3 &pcfg_pull_none>,
				/* i2c0_sda_m1 */
				<2 RK_PA0 3 &pcfg_pull_none>;
		};
	};

	i2c1 {
		i2c1m0_pins: i2c1m0-pins {
			rockchip,pins =
				/* i2c1_scl_m0 */
				<0 RK_PB3 3 &pcfg_pull_none>,
				/* i2c1_sda_m0 */
				<0 RK_PB4 3 &pcfg_pull_none>;
		};

		i2c1m1_pins: i2c1m1-pins {
			rockchip,pins =
				/* i2c1_scl_m1 */
				<3 RK_PA2 2 &pcfg_pull_none>,
				/* i2c1_sda_m1 */
				<3 RK_PA3 2 &pcfg_pull_none>;
		};

		i2c1m2_pins: i2c1m2-pins {
			rockchip,pins =
				/* i2c1_scl_m2 */
				<4 RK_PA1 6 &pcfg_pull_none>,
				/* i2c1_sda_m2 */
				<4 RK_PA0 6 &pcfg_pull_none>;
		};

		i2c1m3_pins: i2c1m3-pins {
			rockchip,pins =
				/* i2c1_scl_m3 */
				<7 RK_PB0 5 &pcfg_pull_none>,
				/* i2c1_sda_m3 */
				<7 RK_PB1 5 &pcfg_pull_none>;
		};
	};

	i2c2 {
		i2c2m0_pins: i2c2m0-pins {
			rockchip,pins =
				/* i2c2_scl_m0 */
				<0 RK_PD0 1 &pcfg_pull_none>,
				/* i2c2_sda_m0 */
				<0 RK_PD1 1 &pcfg_pull_none>;
		};

		i2c2m1_pins: i2c2m1-pins {
			rockchip,pins =
				/* i2c2_scl_m1 */
				<5 RK_PD4 6 &pcfg_pull_none>,
				/* i2c2_sda_m1 */
				<5 RK_PD5 6 &pcfg_pull_none>;
		};

		i2c2m2_pins: i2c2m2-pins {
			rockchip,pins =
				/* i2c2_scl_m2 */
				<6 RK_PC0 8 &pcfg_pull_none>,
				/* i2c2_sda_m2 */
				<6 RK_PC3 8 &pcfg_pull_none>;
		};
	};

	i2c3 {
		i2c3m0_pins: i2c3m0-pins {
			rockchip,pins =
				/* i2c3_scl_m0 */
				<0 RK_PC0 1 &pcfg_pull_none>,
				/* i2c3_sda_m0 */
				<0 RK_PC1 1 &pcfg_pull_none>;
		};

		i2c3m1_pins: i2c3m1-pins {
			rockchip,pins =
				/* i2c3_scl_m1 */
				<4 RK_PA4 6 &pcfg_pull_none>,
				/* i2c3_sda_m1 */
				<4 RK_PA5 6 &pcfg_pull_none>;
		};

		i2c3m2_pins: i2c3m2-pins {
			rockchip,pins =
				/* i2c3_scl_m2 */
				<5 RK_PD0 6 &pcfg_pull_none>,
				/* i2c3_sda_m2 */
				<5 RK_PD1 6 &pcfg_pull_none>;
		};

		i2c3m3_pins: i2c3m3-pins {
			rockchip,pins =
				/* i2c3_scl_m3 */
				<6 RK_PA0 8 &pcfg_pull_none>,
				/* i2c3_sda_m3 */
				<6 RK_PA1 8 &pcfg_pull_none>;
		};
	};

	i2c4 {
		i2c4m0_pins: i2c4m0-pins {
			rockchip,pins =
				/* i2c4_scl_m0 */
				<3 RK_PB4 5 &pcfg_pull_none>,
				/* i2c4_sda_m0 */
				<3 RK_PB5 5 &pcfg_pull_none>;
		};

		i2c4m1_pins: i2c4m1-pins {
			rockchip,pins =
				/* i2c4_scl_m1 */
				<6 RK_PA2 8 &pcfg_pull_none>,
				/* i2c4_sda_m1 */
				<6 RK_PA3 8 &pcfg_pull_none>;
		};

		i2c4m2_pins: i2c4m2-pins {
			rockchip,pins =
				/* i2c4_scl_m2 */
				<4 RK_PA7 6 &pcfg_pull_none>,
				/* i2c4_sda_m2 */
				<4 RK_PA6 6 &pcfg_pull_none>;
		};
	};

	i2c5 {
		i2c5m0_pins: i2c5m0-pins {
			rockchip,pins =
				/* i2c5_scl_m0 */
				<0 RK_PC4 5 &pcfg_pull_none>,
				/* i2c5_sda_m0 */
				<0 RK_PC5 5 &pcfg_pull_none>;
		};

		i2c5m1_pins: i2c5m1-pins {
			rockchip,pins =
				/* i2c5_scl_m1 */
				<3 RK_PB6 5 &pcfg_pull_none>,
				/* i2c5_sda_m1 */
				<3 RK_PB7 5 &pcfg_pull_none>;
		};

		i2c5m2_pins: i2c5m2-pins {
			rockchip,pins =
				/* i2c5_scl_m2 */
				<5 RK_PA1 2 &pcfg_pull_none>,
				/* i2c5_sda_m2 */
				<5 RK_PA7 6 &pcfg_pull_none>;
		};
	};

	ir_fpa {
		ir_fpa_pins: ir-fpa-pins {
			rockchip,pins =
				/* ir_fpa_d0 */
				<6 RK_PA2 2 &pcfg_pull_none>,
				/* ir_fpa_d1 */
				<6 RK_PA3 2 &pcfg_pull_none>,
				/* ir_fpa_d2 */
				<6 RK_PA4 2 &pcfg_pull_none>,
				/* ir_fpa_d3 */
				<6 RK_PA5 2 &pcfg_pull_none>,
				/* ir_fpa_d4 */
				<6 RK_PA6 2 &pcfg_pull_none>,
				/* ir_fpa_d5 */
				<6 RK_PA7 2 &pcfg_pull_none>,
				/* ir_fpa_d6 */
				<6 RK_PB0 2 &pcfg_pull_none>,
				/* ir_fpa_d7 */
				<6 RK_PB1 2 &pcfg_pull_none>,
				/* ir_fpa_d8 */
				<6 RK_PB2 2 &pcfg_pull_none>,
				/* ir_fpa_d9 */
				<6 RK_PB3 2 &pcfg_pull_none>,
				/* ir_fpa_d10 */
				<6 RK_PB4 2 &pcfg_pull_none>,
				/* ir_fpa_d11 */
				<6 RK_PB5 2 &pcfg_pull_none>,
				/* ir_fpa_d12 */
				<6 RK_PB6 2 &pcfg_pull_none>,
				/* ir_fpa_d13 */
				<6 RK_PB7 2 &pcfg_pull_none>,
				/* ir_fpa_fsync */
				<5 RK_PD4 5 &pcfg_pull_none>,
				/* ir_fpa_hsync */
				<6 RK_PC3 2 &pcfg_pull_none>,
				/* ir_fpa_mclk */
				<6 RK_PC2 2 &pcfg_pull_none>,
				/* ir_fpa_sda0 */
				<5 RK_PA0 6 &pcfg_pull_none>,
				/* ir_fpa_sda1 */
				<5 RK_PA1 6 &pcfg_pull_none>,
				/* ir_fpa_sda2 */
				<5 RK_PB0 6 &pcfg_pull_none>,
				/* ir_fpa_sda3 */
				<5 RK_PB1 6 &pcfg_pull_none>,
				/* ir_fpa_sda4 */
				<5 RK_PC0 6 &pcfg_pull_none>,
				/* ir_fpa_sda5 */
				<5 RK_PC1 6 &pcfg_pull_none>,
				/* ir_fpa_sda6 */
				<5 RK_PC2 6 &pcfg_pull_none>,
				/* ir_fpa_vsync */
				<6 RK_PC0 2 &pcfg_pull_none>;
		};
	};

	ir_fpa_clk {
		ir_fpa_clk_pins: ir-fpa-clk-pins {
			rockchip,pins =
				/* ir_fpa_clk_adout */
				<6 RK_PC1 2 &pcfg_pull_none>;
		};
	};

	jtag {
		jtagm0_pins: jtagm0-pins {
			rockchip,pins =
				/* jtag_tck_m0 */
				<0 RK_PB3 4 &pcfg_pull_none>,
				/* jtag_tms_m0 */
				<0 RK_PB4 4 &pcfg_pull_none>;
		};

		jtagm1_pins: jtagm1-pins {
			rockchip,pins =
				/* jtag_tck_m1 */
				<2 RK_PA1 4 &pcfg_pull_none>,
				/* jtag_tms_m1 */
				<2 RK_PA0 4 &pcfg_pull_none>;
		};

		jtagm2_pins: jtagm2-pins {
			rockchip,pins =
				/* jtag_tck_m2 */
				<5 RK_PD6 2 &pcfg_pull_none>,
				/* jtag_tms_m2 */
				<5 RK_PD7 2 &pcfg_pull_none>;
		};
	};

	pdm {
		pdmm0_clk0_pins: pdmm0-clk0-pins {
			rockchip,pins =
				/* pdm_clk0_m0 */
				<7 RK_PA4 3 &pcfg_pull_none>;
		};

		pdmm0_clk1_pins: pdmm0-clk1-pins {
			rockchip,pins =
				/* pdm_clk1_m0 */
				<7 RK_PA1 3 &pcfg_pull_none>;
		};

		pdmm0_sdi0_pins: pdmm0-sdi0-pins {
			rockchip,pins =
				/* pdm_sdi0_m0 */
				<7 RK_PA6 3 &pcfg_pull_none>;
		};

		pdmm0_sdi1_pins: pdmm0-sdi1-pins {
			rockchip,pins =
				/* pdm_sdi1_m0 */
				<7 RK_PB1 3 &pcfg_pull_none>;
		};

		pdmm0_sdi2_pins: pdmm0-sdi2-pins {
			rockchip,pins =
				/* pdm_sdi2_m0 */
				<7 RK_PB0 3 &pcfg_pull_none>;
		};

		pdmm0_sdi3_pins: pdmm0-sdi3-pins {
			rockchip,pins =
				/* pdm_sdi3_m0 */
				<7 RK_PA7 3 &pcfg_pull_none>;
		};

		pdmm1_clk0_pins: pdmm1-clk0-pins {
			rockchip,pins =
				/* pdm_clk0_m1 */
				<6 RK_PB4 6 &pcfg_pull_none>;
		};

		pdmm1_clk1_pins: pdmm1-clk1-pins {
			rockchip,pins =
				/* pdm_clk1_m1 */
				<6 RK_PB7 6 &pcfg_pull_none>;
		};

		pdmm1_sdi0_pins: pdmm1-sdi0-pins {
			rockchip,pins =
				/* pdm_sdi0_m1 */
				<6 RK_PB5 6 &pcfg_pull_none>;
		};

		pdmm1_sdi1_pins: pdmm1-sdi1-pins {
			rockchip,pins =
				/* pdm_sdi1_m1 */
				<6 RK_PB6 6 &pcfg_pull_none>;
		};

		pdmm1_sdi2_pins: pdmm1-sdi2-pins {
			rockchip,pins =
				/* pdm_sdi2_m1 */
				<6 RK_PB2 6 &pcfg_pull_none>;
		};

		pdmm1_sdi3_pins: pdmm1-sdi3-pins {
			rockchip,pins =
				/* pdm_sdi3_m1 */
				<6 RK_PB3 6 &pcfg_pull_none>;
		};
	};

	pmu {
		pmu_pins: pmu-pins {
			rockchip,pins =
				/* pmu_dbg */
				<0 RK_PA2 3 &pcfg_pull_none>;
		};
	};

	prelight_trig {
		prelight_trig_pins: prelight-trig-pins {
			rockchip,pins =
				/* prelight_trig_out */
				<3 RK_PB3 6 &pcfg_pull_none>;
		};
	};

	preroll {
		preroll_pins: preroll-pins {
			rockchip,pins =
				/* preroll_dbg */
				<0 RK_PB3 5 &pcfg_pull_none>;
		};
	};

	pwm0 {
		pwm0m0_ch0_pins: pwm0m0-ch0-pins {
			rockchip,pins =
				/* pwm0m0_ch0 */
				<0 RK_PC4 3 &pcfg_pull_none>;
		};
		pwm0m0_ch1_pins: pwm0m0-ch1-pins {
			rockchip,pins =
				/* pwm0m0_ch1 */
				<0 RK_PC5 3 &pcfg_pull_none>;
		};
		pwm0m0_ch2_pins: pwm0m0-ch2-pins {
			rockchip,pins =
				/* pwm0m0_ch2 */
				<0 RK_PC6 3 &pcfg_pull_none>;
		};
		pwm0m0_ch3_pins: pwm0m0-ch3-pins {
			rockchip,pins =
				/* pwm0m0_ch3 */
				<0 RK_PC7 3 &pcfg_pull_none>;
		};
		pwm0m0_ch4_pins: pwm0m0-ch4-pins {
			rockchip,pins =
				/* pwm0m0_ch4 */
				<0 RK_PD0 3 &pcfg_pull_none>;
		};
		pwm0m0_ch5_pins: pwm0m0-ch5-pins {
			rockchip,pins =
				/* pwm0m0_ch5 */
				<0 RK_PD1 3 &pcfg_pull_none>;
		};
		pwm0m0_ch6_pins: pwm0m0-ch6-pins {
			rockchip,pins =
				/* pwm0m0_ch6 */
				<0 RK_PC1 3 &pcfg_pull_none>;
		};
		pwm0m0_ch7_pins: pwm0m0-ch7-pins {
			rockchip,pins =
				/* pwm0m0_ch7 */
				<0 RK_PC0 3 &pcfg_pull_none>;
		};

		pwm0m1_ch0_pins: pwm0m1-ch0-pins {
			rockchip,pins =
				/* pwm0m1_ch0 */
				<5 RK_PA7 7 &pcfg_pull_none>;
		};
		pwm0m1_ch1_pins: pwm0m1-ch1-pins {
			rockchip,pins =
				/* pwm0m1_ch1 */
				<5 RK_PA6 7 &pcfg_pull_none>;
		};
		pwm0m1_ch2_pins: pwm0m1-ch2-pins {
			rockchip,pins =
				/* pwm0m1_ch2 */
				<5 RK_PA5 7 &pcfg_pull_none>;
		};
		pwm0m1_ch3_pins: pwm0m1-ch3-pins {
			rockchip,pins =
				/* pwm0m1_ch3 */
				<5 RK_PA4 7 &pcfg_pull_none>;
		};
		pwm0m1_ch4_pins: pwm0m1-ch4-pins {
			rockchip,pins =
				/* pwm0m1_ch4 */
				<4 RK_PA2 4 &pcfg_pull_none>;
		};
		pwm0m1_ch5_pins: pwm0m1-ch5-pins {
			rockchip,pins =
				/* pwm0m1_ch5 */
				<4 RK_PA3 4 &pcfg_pull_none>;
		};
		pwm0m1_ch6_pins: pwm0m1-ch6-pins {
			rockchip,pins =
				/* pwm0m1_ch6 */
				<4 RK_PA6 4 &pcfg_pull_none>;
		};
		pwm0m1_ch7_pins: pwm0m1-ch7-pins {
			rockchip,pins =
				/* pwm0m1_ch7 */
				<4 RK_PA7 4 &pcfg_pull_none>;
		};

		pwm0m2_ch0_pins: pwm0m2-ch0-pins {
			rockchip,pins =
				/* pwm0m2_ch0 */
				<6 RK_PC0 6 &pcfg_pull_none>;
		};
		pwm0m2_ch1_pins: pwm0m2-ch1-pins {
			rockchip,pins =
				/* pwm0m2_ch1 */
				<6 RK_PC1 6 &pcfg_pull_none>;
		};
		pwm0m2_ch2_pins: pwm0m2-ch2-pins {
			rockchip,pins =
				/* pwm0m2_ch2 */
				<6 RK_PC2 6 &pcfg_pull_none>;
		};
		pwm0m2_ch3_pins: pwm0m2-ch3-pins {
			rockchip,pins =
				/* pwm0m2_ch3 */
				<6 RK_PC3 6 &pcfg_pull_none>;
		};
		pwm0m2_ch4_pins: pwm0m2-ch4-pins {
			rockchip,pins =
				/* pwm0m2_ch4 */
				<5 RK_PA3 7 &pcfg_pull_none>;
		};
		pwm0m2_ch5_pins: pwm0m2-ch5-pins {
			rockchip,pins =
				/* pwm0m2_ch5 */
				<5 RK_PA2 7 &pcfg_pull_none>;
		};
		pwm0m2_ch6_pins: pwm0m2-ch6-pins {
			rockchip,pins =
				/* pwm0m2_ch6 */
				<5 RK_PD0 7 &pcfg_pull_none>;
		};
		pwm0m2_ch7_pins: pwm0m2-ch7-pins {
			rockchip,pins =
				/* pwm0m2_ch7 */
				<5 RK_PD4 7 &pcfg_pull_none>;
		};
	};

	pwm1 {
		pwm1m0_ch0_pins: pwm1m0-ch0-pins {
			rockchip,pins =
				/* pwm1m0_ch0 */
				<0 RK_PA5 2 &pcfg_pull_none>;
		};
		pwm1m0_ch1_pins: pwm1m0-ch1-pins {
			rockchip,pins =
				/* pwm1m0_ch1 */
				<0 RK_PA1 2 &pcfg_pull_none>;
		};
		pwm1m0_ch2_pins: pwm1m0-ch2-pins {
			rockchip,pins =
				/* pwm1m0_ch2 */
				<0 RK_PB3 2 &pcfg_pull_none>;
		};
		pwm1m0_ch3_pins: pwm1m0-ch3-pins {
			rockchip,pins =
				/* pwm1m0_ch3 */
				<0 RK_PB4 2 &pcfg_pull_none>;
		};

		pwm1m1_ch0_pins: pwm1m1-ch0-pins {
			rockchip,pins =
				/* pwm1m1_ch0 */
				<5 RK_PD3 7 &pcfg_pull_none>;
		};
		pwm1m1_ch1_pins: pwm1m1-ch1-pins {
			rockchip,pins =
				/* pwm1m1_ch1 */
				<5 RK_PD2 7 &pcfg_pull_none>;
		};
		pwm1m1_ch2_pins: pwm1m1-ch2-pins {
			rockchip,pins =
				/* pwm1m1_ch2 */
				<5 RK_PD1 7 &pcfg_pull_none>;
		};
		pwm1m1_ch3_pins: pwm1m1-ch3-pins {
			rockchip,pins =
				/* pwm1m1_ch3 */
				<5 RK_PD5 7 &pcfg_pull_none>;
		};

		pwm1m2_ch0_pins: pwm1m2-ch0-pins {
			rockchip,pins =
				/* pwm1m2_ch0 */
				<6 RK_PA0 6 &pcfg_pull_none>;
		};
		pwm1m2_ch1_pins: pwm1m2-ch1-pins {
			rockchip,pins =
				/* pwm1m2_ch1 */
				<6 RK_PA1 6 &pcfg_pull_none>;
		};
		pwm1m2_ch2_pins: pwm1m2-ch2-pins {
			rockchip,pins =
				/* pwm1m2_ch2 */
				<6 RK_PA2 6 &pcfg_pull_none>;
		};
		pwm1m2_ch3_pins: pwm1m2-ch3-pins {
			rockchip,pins =
				/* pwm1m2_ch3 */
				<6 RK_PA3 6 &pcfg_pull_none>;
		};
	};

	pwm2 {
		pwm2m0_ch0_pins: pwm2m0-ch0-pins {
			rockchip,pins =
				/* pwm2m0_ch0 */
				<3 RK_PB2 3 &pcfg_pull_none>;
		};
		pwm2m0_ch1_pins: pwm2m0-ch1-pins {
			rockchip,pins =
				/* pwm2m0_ch1 */
				<3 RK_PB3 3 &pcfg_pull_none>;
		};
		pwm2m0_ch2_pins: pwm2m0-ch2-pins {
			rockchip,pins =
				/* pwm2m0_ch2 */
				<3 RK_PB4 3 &pcfg_pull_none>;
		};
		pwm2m0_ch3_pins: pwm2m0-ch3-pins {
			rockchip,pins =
				/* pwm2m0_ch3 */
				<3 RK_PB5 3 &pcfg_pull_none>;
		};
		pwm2m0_ch4_pins: pwm2m0-ch4-pins {
			rockchip,pins =
				/* pwm2m0_ch4 */
				<5 RK_PA0 7 &pcfg_pull_none>;
		};
		pwm2m0_ch5_pins: pwm2m0-ch5-pins {
			rockchip,pins =
				/* pwm2m0_ch5 */
				<5 RK_PA1 7 &pcfg_pull_none>;
		};
		pwm2m0_ch6_pins: pwm2m0-ch6-pins {
			rockchip,pins =
				/* pwm2m0_ch6 */
				<5 RK_PD6 7 &pcfg_pull_none>;
		};
		pwm2m0_ch7_pins: pwm2m0-ch7-pins {
			rockchip,pins =
				/* pwm2m0_ch7 */
				<5 RK_PD7 7 &pcfg_pull_none>;
		};

		pwm2m1_ch0_pins: pwm2m1-ch0-pins {
			rockchip,pins =
				/* pwm2m1_ch0 */
				<5 RK_PB2 7 &pcfg_pull_none>;
		};
		pwm2m1_ch1_pins: pwm2m1-ch1-pins {
			rockchip,pins =
				/* pwm2m1_ch1 */
				<5 RK_PB3 7 &pcfg_pull_none>;
		};
		pwm2m1_ch2_pins: pwm2m1-ch2-pins {
			rockchip,pins =
				/* pwm2m1_ch2 */
				<5 RK_PB6 7 &pcfg_pull_none>;
		};
		pwm2m1_ch3_pins: pwm2m1-ch3-pins {
			rockchip,pins =
				/* pwm2m1_ch3 */
				<5 RK_PB7 7 &pcfg_pull_none>;
		};
		pwm2m1_ch4_pins: pwm2m1-ch4-pins {
			rockchip,pins =
				/* pwm2m1_ch4 */
				<7 RK_PA0 5 &pcfg_pull_none>;
		};
		pwm2m1_ch5_pins: pwm2m1-ch5-pins {
			rockchip,pins =
				/* pwm2m1_ch5 */
				<7 RK_PA1 5 &pcfg_pull_none>;
		};
		pwm2m1_ch6_pins: pwm2m1-ch6-pins {
			rockchip,pins =
				/* pwm2m1_ch6 */
				<7 RK_PA2 5 &pcfg_pull_none>;
		};
		pwm2m1_ch7_pins: pwm2m1-ch7-pins {
			rockchip,pins =
				/* pwm2m1_ch7 */
				<7 RK_PA3 5 &pcfg_pull_none>;
		};

		pwm2m2_ch0_pins: pwm2m2-ch0-pins {
			rockchip,pins =
				/* pwm2m2_ch0 */
				<6 RK_PA4 6 &pcfg_pull_none>;
		};
		pwm2m2_ch1_pins: pwm2m2-ch1-pins {
			rockchip,pins =
				/* pwm2m2_ch1 */
				<6 RK_PA5 6 &pcfg_pull_none>;
		};
		pwm2m2_ch2_pins: pwm2m2-ch2-pins {
			rockchip,pins =
				/* pwm2m2_ch2 */
				<6 RK_PA6 6 &pcfg_pull_none>;
		};
		pwm2m2_ch3_pins: pwm2m2-ch3-pins {
			rockchip,pins =
				/* pwm2m2_ch3 */
				<6 RK_PA7 4 &pcfg_pull_none>;
		};
	};

	pwm3 {
		pwm3m0_ch0_pins: pwm3m0-ch0-pins {
			rockchip,pins =
				/* pwm3m0_ch0 */
				<1 RK_PA0 3 &pcfg_pull_none>;
		};
		pwm3m0_ch1_pins: pwm3m0-ch1-pins {
			rockchip,pins =
				/* pwm3m0_ch1 */
				<1 RK_PA1 3 &pcfg_pull_none>;
		};
		pwm3m0_ch2_pins: pwm3m0-ch2-pins {
			rockchip,pins =
				/* pwm3m0_ch2 */
				<1 RK_PA2 3 &pcfg_pull_none>;
		};
		pwm3m0_ch3_pins: pwm3m0-ch3-pins {
			rockchip,pins =
				/* pwm3m0_ch3 */
				<1 RK_PA3 3 &pcfg_pull_none>;
		};
		pwm3m0_ch4_pins: pwm3m0-ch4-pins {
			rockchip,pins =
				/* pwm3m0_ch4 */
				<1 RK_PA4 3 &pcfg_pull_none>;
		};
		pwm3m0_ch5_pins: pwm3m0-ch5-pins {
			rockchip,pins =
				/* pwm3m0_ch5 */
				<1 RK_PA5 3 &pcfg_pull_none>;
		};
		pwm3m0_ch6_pins: pwm3m0-ch6-pins {
			rockchip,pins =
				/* pwm3m0_ch6 */
				<1 RK_PA6 3 &pcfg_pull_none>;
		};
		pwm3m0_ch7_pins: pwm3m0-ch7-pins {
			rockchip,pins =
				/* pwm3m0_ch7 */
				<1 RK_PA7 3 &pcfg_pull_none>;
		};

		pwm3m1_ch0_pins: pwm3m1-ch0-pins {
			rockchip,pins =
				/* pwm3m1_ch0 */
				<5 RK_PC0 7 &pcfg_pull_none>;
		};
		pwm3m1_ch1_pins: pwm3m1-ch1-pins {
			rockchip,pins =
				/* pwm3m1_ch1 */
				<5 RK_PC1 7 &pcfg_pull_none>;
		};
		pwm3m1_ch2_pins: pwm3m1-ch2-pins {
			rockchip,pins =
				/* pwm3m1_ch2 */
				<5 RK_PC2 7 &pcfg_pull_none>;
		};
		pwm3m1_ch3_pins: pwm3m1-ch3-pins {
			rockchip,pins =
				/* pwm3m1_ch3 */
				<5 RK_PC3 7 &pcfg_pull_none>;
		};
		pwm3m1_ch4_pins: pwm3m1-ch4-pins {
			rockchip,pins =
				/* pwm3m1_ch4 */
				<5 RK_PC4 7 &pcfg_pull_none>;
		};
		pwm3m1_ch5_pins: pwm3m1-ch5-pins {
			rockchip,pins =
				/* pwm3m1_ch5 */
				<5 RK_PC5 7 &pcfg_pull_none>;
		};
		pwm3m1_ch6_pins: pwm3m1-ch6-pins {
			rockchip,pins =
				/* pwm3m1_ch6 */
				<5 RK_PC6 7 &pcfg_pull_none>;
		};
		pwm3m1_ch7_pins: pwm3m1-ch7-pins {
			rockchip,pins =
				/* pwm3m1_ch7 */
				<5 RK_PC7 7 &pcfg_pull_none>;
		};
	};

	pwr {
		pwr_pins: pwr-pins {
			rockchip,pins =
				/* pwr_ctrl0 */
				<0 RK_PA3 1 &pcfg_pull_none>,
				/* pwr_ctrl1 */
				<0 RK_PA4 1 &pcfg_pull_none>,
				/* pwr_ctrl2 */
				<0 RK_PC2 2 &pcfg_pull_none>;
		};
	};

	ref_clk0 {
		ref_clk0_pins: ref-clk0-pins {
			rockchip,pins =
				/* ref_clk0_out */
				<0 RK_PA0 1 &pcfg_pull_none>;
		};
	};

	rtc_32k {
		rtc_32k_pins: rtc-32k-pins {
			rockchip,pins =
				/* rtc_32k_out */
				<0 RK_PA2 1 &pcfg_pull_none>;
		};
	};

	sai0 {
		sai0m0_lrck_pins: sai0m0-lrck-pins {
			rockchip,pins =
				/* sai0_lrck_m0 */
				<7 RK_PA3 1 &pcfg_pull_none>;
		};

		sai0m0_mclk_pins: sai0m0-mclk-pins {
			rockchip,pins =
				/* sai0_mclk_m0 */
				<7 RK_PA2 1 &pcfg_pull_none>;
		};

		sai0m0_sclk_pins: sai0m0-sclk-pins {
			rockchip,pins =
				/* sai0_sclk_m0 */
				<7 RK_PA0 1 &pcfg_pull_none>;
		};

		sai0m0_sdi0_pins: sai0m0-sdi0-pins {
			rockchip,pins =
				/* sai0_sdi0_m0 */
				<7 RK_PA6 1 &pcfg_pull_none>;
		};

		sai0m0_sdi1_pins: sai0m0-sdi1-pins {
			rockchip,pins =
				/* sai0_sdi1_m0 */
				<7 RK_PB1 1 &pcfg_pull_none>;
		};

		sai0m0_sdi2_pins: sai0m0-sdi2-pins {
			rockchip,pins =
				/* sai0_sdi2_m0 */
				<7 RK_PB0 1 &pcfg_pull_none>;
		};

		sai0m0_sdi3_pins: sai0m0-sdi3-pins {
			rockchip,pins =
				/* sai0_sdi3_m0 */
				<7 RK_PA7 1 &pcfg_pull_none>;
		};

		sai0m0_sdo0_pins: sai0m0-sdo0-pins {
			rockchip,pins =
				/* sai0_sdo0_m0 */
				<7 RK_PA5 1 &pcfg_pull_none>;
		};

		sai0m0_sdo1_pins: sai0m0-sdo1-pins {
			rockchip,pins =
				/* sai0_sdo1_m0 */
				<7 RK_PA7 2 &pcfg_pull_none>;
		};

		sai0m0_sdo2_pins: sai0m0-sdo2-pins {
			rockchip,pins =
				/* sai0_sdo2_m0 */
				<7 RK_PB0 2 &pcfg_pull_none>;
		};

		sai0m0_sdo3_pins: sai0m0-sdo3-pins {
			rockchip,pins =
				/* sai0_sdo3_m0 */
				<7 RK_PB1 2 &pcfg_pull_none>;
		};

		sai0m1_lrck_pins: sai0m1-lrck-pins {
			rockchip,pins =
				/* sai0_lrck_m1 */
				<6 RK_PA1 5 &pcfg_pull_none>;
		};

		sai0m1_mclk_pins: sai0m1-mclk-pins {
			rockchip,pins =
				/* sai0_mclk_m1 */
				<6 RK_PA4 5 &pcfg_pull_none>;
		};

		sai0m1_sclk_pins: sai0m1-sclk-pins {
			rockchip,pins =
				/* sai0_sclk_m1 */
				<6 RK_PA0 5 &pcfg_pull_none>;
		};

		sai0m1_sdi0_pins: sai0m1-sdi0-pins {
			rockchip,pins =
				/* sai0_sdi0_m1 */
				<6 RK_PA3 5 &pcfg_pull_none>;
		};

		sai0m1_sdi1_pins: sai0m1-sdi1-pins {
			rockchip,pins =
				/* sai0_sdi1_m1 */
				<6 RK_PB1 5 &pcfg_pull_none>;
		};

		sai0m1_sdi2_pins: sai0m1-sdi2-pins {
			rockchip,pins =
				/* sai0_sdi2_m1 */
				<6 RK_PB0 5 &pcfg_pull_none>;
		};

		sai0m1_sdi3_pins: sai0m1-sdi3-pins {
			rockchip,pins =
				/* sai0_sdi3_m1 */
				<6 RK_PA7 5 &pcfg_pull_none>;
		};

		sai0m1_sdo0_pins: sai0m1-sdo0-pins {
			rockchip,pins =
				/* sai0_sdo0_m1 */
				<6 RK_PA2 5 &pcfg_pull_none>;
		};

		sai0m1_sdo1_pins: sai0m1-sdo1-pins {
			rockchip,pins =
				/* sai0_sdo1_m1 */
				<6 RK_PA7 6 &pcfg_pull_none>;
		};

		sai0m1_sdo2_pins: sai0m1-sdo2-pins {
			rockchip,pins =
				/* sai0_sdo2_m1 */
				<6 RK_PB0 6 &pcfg_pull_none>;
		};

		sai0m1_sdo3_pins: sai0m1-sdo3-pins {
			rockchip,pins =
				/* sai0_sdo3_m1 */
				<6 RK_PB1 6 &pcfg_pull_none>;
		};
	};

	sai1 {
		sai1m0_lrck_pins: sai1m0-lrck-pins {
			rockchip,pins =
				/* sai1_lrck_m0 */
				<1 RK_PB4 2 &pcfg_pull_none>;
		};

		sai1m0_mclk_pins: sai1m0-mclk-pins {
			rockchip,pins =
				/* sai1_mclk_m0 */
				<1 RK_PB0 2 &pcfg_pull_none>;
		};

		sai1m0_sclk_pins: sai1m0-sclk-pins {
			rockchip,pins =
				/* sai1_sclk_m0 */
				<1 RK_PB5 2 &pcfg_pull_none>;
		};

		sai1m0_sdi_pins: sai1m0-sdi-pins {
			rockchip,pins =
				/* sai1m0_sdi */
				<1 RK_PB6 2 &pcfg_pull_none>;
		};
		sai1m0_sdo_pins: sai1m0-sdo-pins {
			rockchip,pins =
				/* sai1m0_sdo */
				<1 RK_PB2 2 &pcfg_pull_none>;
		};

		sai1m1_lrck_pins: sai1m1-lrck-pins {
			rockchip,pins =
				/* sai1_lrck_m1 */
				<4 RK_PA5 2 &pcfg_pull_none>;
		};

		sai1m1_mclk_pins: sai1m1-mclk-pins {
			rockchip,pins =
				/* sai1_mclk_m1 */
				<4 RK_PA3 2 &pcfg_pull_none>;
		};

		sai1m1_sclk_pins: sai1m1-sclk-pins {
			rockchip,pins =
				/* sai1_sclk_m1 */
				<4 RK_PA4 2 &pcfg_pull_none>;
		};

		sai1m1_sdi_pins: sai1m1-sdi-pins {
			rockchip,pins =
				/* sai1m1_sdi */
				<4 RK_PA6 2 &pcfg_pull_none>;
		};
		sai1m1_sdo_pins: sai1m1-sdo-pins {
			rockchip,pins =
				/* sai1m1_sdo */
				<4 RK_PA7 2 &pcfg_pull_none>;
		};

		sai1m2_lrck_pins: sai1m2-lrck-pins {
			rockchip,pins =
				/* sai1_lrck_m2 */
				<5 RK_PC6 5 &pcfg_pull_none>;
		};

		sai1m2_mclk_pins: sai1m2-mclk-pins {
			rockchip,pins =
				/* sai1_mclk_m2 */
				<5 RK_PC3 5 &pcfg_pull_none>;
		};

		sai1m2_sclk_pins: sai1m2-sclk-pins {
			rockchip,pins =
				/* sai1_sclk_m2 */
				<5 RK_PC5 5 &pcfg_pull_none>;
		};

		sai1m2_sdi_pins: sai1m2-sdi-pins {
			rockchip,pins =
				/* sai1m2_sdi */
				<5 RK_PC7 5 &pcfg_pull_none>;
		};
		sai1m2_sdo_pins: sai1m2-sdo-pins {
			rockchip,pins =
				/* sai1m2_sdo */
				<5 RK_PC4 5 &pcfg_pull_none>;
		};
	};

	sai2 {
		sai2m0_lrck_pins: sai2m0-lrck-pins {
			rockchip,pins =
				/* sai2_lrck_m0 */
				<3 RK_PB5 2 &pcfg_pull_none>;
		};

		sai2m0_mclk_pins: sai2m0-mclk-pins {
			rockchip,pins =
				/* sai2_mclk_m0 */
				<3 RK_PB6 2 &pcfg_pull_none>;
		};

		sai2m0_sclk_pins: sai2m0-sclk-pins {
			rockchip,pins =
				/* sai2_sclk_m0 */
				<3 RK_PB4 2 &pcfg_pull_none>;
		};

		sai2m0_sdi0_pins: sai2m0-sdi0-pins {
			rockchip,pins =
				/* sai2_sdi0_m0 */
				<3 RK_PB3 2 &pcfg_pull_none>;
		};

		sai2m0_sdi1_pins: sai2m0-sdi1-pins {
			rockchip,pins =
				/* sai2_sdi1_m0 */
				<3 RK_PB7 2 &pcfg_pull_none>;
		};

		sai2m0_sdi2_pins: sai2m0-sdi2-pins {
			rockchip,pins =
				/* sai2_sdi2_m0 */
				<3 RK_PB1 2 &pcfg_pull_none>;
		};

		sai2m0_sdo_pins: sai2m0-sdo-pins {
			rockchip,pins =
				/* sai2m0_sdo */
				<3 RK_PB2 2 &pcfg_pull_none>;
		};

		sai2m1_lrck_pins: sai2m1-lrck-pins {
			rockchip,pins =
				/* sai2_lrck_m1 */
				<5 RK_PA7 5 &pcfg_pull_none>;
		};

		sai2m1_mclk_pins: sai2m1-mclk-pins {
			rockchip,pins =
				/* sai2_mclk_m1 */
				<5 RK_PA3 5 &pcfg_pull_none>;
		};

		sai2m1_sclk_pins: sai2m1-sclk-pins {
			rockchip,pins =
				/* sai2_sclk_m1 */
				<5 RK_PA5 5 &pcfg_pull_none>;
		};

		sai2m1_sdi0_pins: sai2m1-sdi0-pins {
			rockchip,pins =
				/* sai2_sdi0_m1 */
				<5 RK_PA6 5 &pcfg_pull_none>;
		};

		sai2m1_sdi1_pins: sai2m1-sdi1-pins {
			rockchip,pins =
				/* sai2_sdi1_m1 */
				<5 RK_PA2 5 &pcfg_pull_none>;
		};

		sai2m1_sdi2_pins: sai2m1-sdi2-pins {
			rockchip,pins =
				/* sai2_sdi2_m1 */
				<5 RK_PA1 5 &pcfg_pull_none>;
		};

		sai2m1_sdo_pins: sai2m1-sdo-pins {
			rockchip,pins =
				/* sai2m1_sdo */
				<5 RK_PA4 5 &pcfg_pull_none>;
		};
	};

	sdmmc0_pins: sdmmc0 {
		sdmmc0_bus4_pins: sdmmc0-bus4-pins {
			rockchip,pins =
				/* sdmmc0_d0 */
				<2 RK_PA0 1 &pcfg_pull_up>,
				/* sdmmc0_d1 */
				<2 RK_PA1 1 &pcfg_pull_up>,
				/* sdmmc0_d2 */
				<2 RK_PA2 1 &pcfg_pull_up>,
				/* sdmmc0_d3 */
				<2 RK_PA3 1 &pcfg_pull_up>;
		};

		sdmmc0_cmd_pins: sdmmc0-cmd-pins {
			rockchip,pins =
				/* sdmmc0_cmd */
				<2 RK_PA5 1 &pcfg_pull_up>;
		};

		sdmmc0_clk_pins: sdmmc0-clk-pins {
			rockchip,pins =
				/* sdmmc0_clk */
				<2 RK_PA4 1 &pcfg_pull_none>;
		};
		sdmmc0_detn_pins: sdmmc0-detn-pins {
			rockchip,pins =
				/* sdmmc0_detn */
				<0 RK_PA5 1 &pcfg_pull_none>;
		};
	};

	sdmmc1 {
		sdmmc1_bus4_pins: sdmmc1-bus4-pins {
			rockchip,pins =
				/* sdmmc1_d0 */
				<3 RK_PA2 1 &pcfg_pull_up>,
				/* sdmmc1_d1 */
				<3 RK_PA3 1 &pcfg_pull_up>,
				/* sdmmc1_d2 */
				<3 RK_PA4 1 &pcfg_pull_up>,
				/* sdmmc1_d3 */
				<3 RK_PA5 1 &pcfg_pull_up>;
		};

		sdmmc1_cmd_pins: sdmmc1-cmd-pins {
			rockchip,pins =
				/* sdmmc1_cmd */
				<3 RK_PA1 1 &pcfg_pull_up>;
		};

		sdmmc1_clk_pins: sdmmc1-clk-pins {
			rockchip,pins =
				/* sdmmc1_clk */
				<3 RK_PA0 1 &pcfg_pull_none>;
		};
		sdmmc1_detn_pins: sdmmc1-detn-pins {
			rockchip,pins =
				/* sdmmc1_detn */
				<3 RK_PB6 3 &pcfg_pull_none>;
		};
	};

	sdmmc0_testclk {
		sdmmc0_testclk_out_pins: sdmmc0-testclk-out-pins {
			rockchip,pins =
				/* sdmmc0_testclk_out */
				<1 RK_PB7 3 &pcfg_pull_none>;
		};
	};

	sdmmc0_testdata {
		sdmmc0_testdata_out_pins: sdmmc0-testdata-out-pins {
			rockchip,pins =
				/* sdmmc0_testdata_out */
				<1 RK_PB0 3 &pcfg_pull_none>;
		};
	};

	sdmmc1_testclk {
		sdmmc1_testclk_out_pins: sdmmc1-testclk-out-pins {
			rockchip,pins =
				/* sdmmc1_testclk_out */
				<3 RK_PA6 6 &pcfg_pull_none>;
		};
	};

	sdmmc1_testdata {
		sdmmc1_testdata_out_pins: sdmmc1-testdata-out-pins {
			rockchip,pins =
				/* sdmmc1_testdata_out */
				<3 RK_PA7 6 &pcfg_pull_none>;
		};
	};

	spi0 {
		spi0m0_clk_pins: spi0m0-clk-pins {
			rockchip,pins =
				/* spi0_clk_m0 */
				<0 RK_PB2 2 &pcfg_pull_none_drv_level_3>,
				/* spi0_miso_m0 */
				<0 RK_PB1 2 &pcfg_pull_none_drv_level_3>,
				/* spi0_mosi_m0 */
				<0 RK_PB0 2 &pcfg_pull_none_drv_level_3>;
		};

		spi0m0_csn0_pins: spi0m0-csn0-pins {
			rockchip,pins =
				/* spi0m0_csn0 */
				<0 RK_PA7 2 &pcfg_pull_none_drv_level_3>;
		};
		spi0m0_csn1_pins: spi0m0-csn1-pins {
			rockchip,pins =
				/* spi0m0_csn1 */
				<0 RK_PA6 2 &pcfg_pull_none_drv_level_3>;
		};

		spi0m1_clk_pins: spi0m1-clk-pins {
			rockchip,pins =
				/* spi0_clk_m1 */
				<4 RK_PA7 1 &pcfg_pull_none_drv_level_3>,
				/* spi0_miso_m1 */
				<4 RK_PA5 1 &pcfg_pull_none_drv_level_3>,
				/* spi0_mosi_m1 */
				<4 RK_PA4 1 &pcfg_pull_none_drv_level_3>;
		};

		spi0m1_csn0_pins: spi0m1-csn0-pins {
			rockchip,pins =
				/* spi0m1_csn0 */
				<4 RK_PA6 1 &pcfg_pull_none_drv_level_3>;
		};
		spi0m1_csn1_pins: spi0m1-csn1-pins {
			rockchip,pins =
				/* spi0m1_csn1 */
				<4 RK_PA3 1 &pcfg_pull_none_drv_level_3>;
		};

		spi0m2_clk_pins: spi0m2-clk-pins {
			rockchip,pins =
				/* spi0_clk_m2 */
				<5 RK_PA6 2 &pcfg_pull_none_drv_level_3>,
				/* spi0_miso_m2 */
				<5 RK_PA5 2 &pcfg_pull_none_drv_level_3>,
				/* spi0_mosi_m2 */
				<5 RK_PA4 2 &pcfg_pull_none_drv_level_3>;
		};

		spi0m2_csn0_pins: spi0m2-csn0-pins {
			rockchip,pins =
				/* spi0m2_csn0 */
				<5 RK_PA3 2 &pcfg_pull_none_drv_level_3>;
		};
		spi0m2_csn1_pins: spi0m2-csn1-pins {
			rockchip,pins =
				/* spi0m2_csn1 */
				<5 RK_PA7 2 &pcfg_pull_none_drv_level_3>;
		};
	};

	spi1 {
		spi1m0_clk_pins: spi1m0-clk-pins {
			rockchip,pins =
				/* spi1_clk_m0 */
				<6 RK_PB4 4 &pcfg_pull_none_drv_level_3>,
				/* spi1_miso_m0 */
				<6 RK_PB3 4 &pcfg_pull_none_drv_level_3>,
				/* spi1_mosi_m0 */
				<6 RK_PB2 4 &pcfg_pull_none_drv_level_3>;
		};

		spi1m0_csn0_pins: spi1m0-csn0-pins {
			rockchip,pins =
				/* spi1m0_csn0 */
				<6 RK_PB1 4 &pcfg_pull_none_drv_level_3>;
		};
		spi1m0_csn1_pins: spi1m0-csn1-pins {
			rockchip,pins =
				/* spi1m0_csn1 */
				<6 RK_PB0 4 &pcfg_pull_none_drv_level_3>;
		};

		spi1m1_clk_pins: spi1m1-clk-pins {
			rockchip,pins =
				/* spi1_clk_m1 */
				<3 RK_PB4 1 &pcfg_pull_none_drv_level_3>,
				/* spi1_miso_m1 */
				<3 RK_PB3 1 &pcfg_pull_none_drv_level_3>,
				/* spi1_mosi_m1 */
				<3 RK_PB2 1 &pcfg_pull_none_drv_level_3>;
		};

		spi1m1_csn0_pins: spi1m1-csn0-pins {
			rockchip,pins =
				/* spi1m1_csn0 */
				<3 RK_PB5 1 &pcfg_pull_none_drv_level_3>;
		};
		spi1m1_csn1_pins: spi1m1-csn1-pins {
			rockchip,pins =
				/* spi1m1_csn1 */
				<3 RK_PB6 1 &pcfg_pull_none_drv_level_3>;
		};

		spi1m2_clk_pins: spi1m2-clk-pins {
			rockchip,pins =
				/* spi1_clk_m2 */
				<5 RK_PD1 2 &pcfg_pull_none_drv_level_3>,
				/* spi1_miso_m2 */
				<5 RK_PD3 2 &pcfg_pull_none_drv_level_3>,
				/* spi1_mosi_m2 */
				<5 RK_PD2 2 &pcfg_pull_none_drv_level_3>;
		};

		spi1m2_csn0_pins: spi1m2-csn0-pins {
			rockchip,pins =
				/* spi1m2_csn0 */
				<5 RK_PD0 2 &pcfg_pull_none_drv_level_3>;
		};
		spi1m2_csn1_pins: spi1m2-csn1-pins {
			rockchip,pins =
				/* spi1m2_csn1 */
				<5 RK_PD4 2 &pcfg_pull_none_drv_level_3>;
		};
	};

	spi2ahb {
		spi2ahb_clk_pins: spi2ahb-clk-pins {
			rockchip,pins =
				/* spi2ahb_clk */
				<0 RK_PC3 1 &pcfg_pull_none>;
		};

		spi2ahb_csn0_pins: spi2ahb-csn0-pins {
			rockchip,pins =
				/* spi2ahb_csn0 */
				<0 RK_PC2 1 &pcfg_pull_none>;
		};
		spi2ahb_d0_pins: spi2ahb-d0-pins {
			rockchip,pins =
				/* spi2ahb_d0 */
				<0 RK_PC7 1 &pcfg_pull_none>;
		};
		spi2ahb_d1_pins: spi2ahb-d1-pins {
			rockchip,pins =
				/* spi2ahb_d1 */
				<0 RK_PC6 1 &pcfg_pull_none>;
		};
		spi2ahb_d2_pins: spi2ahb-d2-pins {
			rockchip,pins =
				/* spi2ahb_d2 */
				<0 RK_PC5 1 &pcfg_pull_none>;
		};
		spi2ahb_d3_pins: spi2ahb-d3-pins {
			rockchip,pins =
				/* spi2ahb_d3 */
				<0 RK_PC4 1 &pcfg_pull_none>;
		};
	};

	test_clk0 {
		test_clk0_pins: test-clk0-pins {
			rockchip,pins =
				/* test_clk0_out */
				<0 RK_PA0 2 &pcfg_pull_none>;
		};
	};

	test_clk1 {
		test_clk1_pins: test-clk1-pins {
			rockchip,pins =
				/* test_clk1_out */
				<2 RK_PA2 5 &pcfg_pull_none>;
		};
	};

	tsadc {
		tsadc_pins: tsadc-pins {
			rockchip,pins =
				/* tsadc_shut */
				<0 RK_PA1 3 &pcfg_pull_none>,
				/* tsadc_shutorg */
				<0 RK_PA1 4 &pcfg_pull_none>;
		};
	};

	uart0 {
		uart0m0_xfer_pins: uart0m0-xfer-pins {
			rockchip,pins =
				/* uart0_rx_m0 */
				<2 RK_PA0 2 &pcfg_pull_up>,
				/* uart0_tx_m0 */
				<2 RK_PA1 2 &pcfg_pull_up>;
		};

		uart0m1_xfer_pins: uart0m1-xfer-pins {
			rockchip,pins =
				/* uart0_rx_m1 */
				<5 RK_PD7 1 &pcfg_pull_up>,
				/* uart0_tx_m1 */
				<5 RK_PD6 1 &pcfg_pull_up>;
		};

		uart0m2_xfer_pins: uart0m2-xfer-pins {
			rockchip,pins =
				/* uart0_rx_m2 */
				<0 RK_PB4 1 &pcfg_pull_up>,
				/* uart0_tx_m2 */
				<0 RK_PB3 1 &pcfg_pull_up>;
		};
	};

	uart1 {
		uart1m0_xfer_pins: uart1m0-xfer-pins {
			rockchip,pins =
				/* uart1_rx_m0 */
				<0 RK_PC5 4 &pcfg_pull_up>,
				/* uart1_tx_m0 */
				<0 RK_PC4 4 &pcfg_pull_up>;
		};

		uart1m0_ctsn_pins: uart1m0-ctsn-pins {
			rockchip,pins =
				/* uart1m0_ctsn */
				<0 RK_PC7 4 &pcfg_pull_none>;
		};
		uart1m0_rtsn_pins: uart1m0-rtsn-pins {
			rockchip,pins =
				/* uart1m0_rtsn */
				<0 RK_PC6 4 &pcfg_pull_none>;
		};

		uart1m1_xfer_pins: uart1m1-xfer-pins {
			rockchip,pins =
				/* uart1_rx_m1 */
				<3 RK_PB7 4 &pcfg_pull_up>,
				/* uart1_tx_m1 */
				<3 RK_PB6 4 &pcfg_pull_up>;
		};

		uart1m1_ctsn_pins: uart1m1-ctsn-pins {
			rockchip,pins =
				/* uart1m1_ctsn */
				<3 RK_PB5 4 &pcfg_pull_none>;
		};
		uart1m1_rtsn_pins: uart1m1-rtsn-pins {
			rockchip,pins =
				/* uart1m1_rtsn */
				<3 RK_PB4 4 &pcfg_pull_none>;
		};
	};

	uart2 {
		uart2m0_xfer_pins: uart2m0-xfer-pins {
			rockchip,pins =
				/* uart2_rx_m0 */
				<3 RK_PB0 4 &pcfg_pull_up>,
				/* uart2_tx_m0 */
				<3 RK_PB1 4 &pcfg_pull_up>;
		};

		uart2m0_ctsn_pins: uart2m0-ctsn-pins {
			rockchip,pins =
				/* uart2m0_ctsn */
				<3 RK_PA7 4 &pcfg_pull_none>;
		};
		uart2m0_rtsn_pins: uart2m0-rtsn-pins {
			rockchip,pins =
				/* uart2m0_rtsn */
				<3 RK_PA6 4 &pcfg_pull_none>;
		};

		uart2m1_xfer_pins: uart2m1-xfer-pins {
			rockchip,pins =
				/* uart2_rx_m1 */
				<7 RK_PB0 6 &pcfg_pull_up>,
				/* uart2_tx_m1 */
				<7 RK_PB1 6 &pcfg_pull_up>;
		};

		uart2m1_ctsn_pins: uart2m1-ctsn-pins {
			rockchip,pins =
				/* uart2m1_ctsn */
				<7 RK_PA4 6 &pcfg_pull_none>;
		};
		uart2m1_rtsn_pins: uart2m1-rtsn-pins {
			rockchip,pins =
				/* uart2m1_rtsn */
				<7 RK_PA7 6 &pcfg_pull_none>;
		};
	};

	uart3 {
		uart3m0_xfer_pins: uart3m0-xfer-pins {
			rockchip,pins =
				/* uart3_rx_m0 */
				<2 RK_PA2 2 &pcfg_pull_up>,
				/* uart3_tx_m0 */
				<2 RK_PA3 2 &pcfg_pull_up>;
		};

		uart3m0_ctsn_pins: uart3m0-ctsn-pins {
			rockchip,pins =
				/* uart3m0_ctsn */
				<2 RK_PA5 2 &pcfg_pull_none>;
		};
		uart3m0_rtsn_pins: uart3m0-rtsn-pins {
			rockchip,pins =
				/* uart3m0_rtsn */
				<2 RK_PA4 2 &pcfg_pull_none>;
		};

		uart3m1_xfer_pins: uart3m1-xfer-pins {
			rockchip,pins =
				/* uart3_rx_m1 */
				<5 RK_PD5 8 &pcfg_pull_up>,
				/* uart3_tx_m1 */
				<5 RK_PD4 8 &pcfg_pull_up>;
		};

		uart3m1_ctsn_pins: uart3m1-ctsn-pins {
			rockchip,pins =
				/* uart3m1_ctsn */
				<5 RK_PD3 8 &pcfg_pull_none>;
		};
		uart3m1_rtsn_pins: uart3m1-rtsn-pins {
			rockchip,pins =
				/* uart3m1_rtsn */
				<5 RK_PD2 8 &pcfg_pull_none>;
		};

		uart3m2_xfer_pins: uart3m2-xfer-pins {
			rockchip,pins =
				/* uart3_rx_m2 */
				<6 RK_PC3 7 &pcfg_pull_up>,
				/* uart3_tx_m2 */
				<6 RK_PC2 7 &pcfg_pull_up>;
		};

		uart3m2_ctsn_pins: uart3m2-ctsn-pins {
			rockchip,pins =
				/* uart3m2_ctsn */
				<6 RK_PC1 7 &pcfg_pull_none>;
		};
		uart3m2_rtsn_pins: uart3m2-rtsn-pins {
			rockchip,pins =
				/* uart3m2_rtsn */
				<6 RK_PC0 7 &pcfg_pull_none>;
		};
	};

	uart4 {
		uart4m0_xfer_pins: uart4m0-xfer-pins {
			rockchip,pins =
				/* uart4_rx_m0 */
				<4 RK_PA2 5 &pcfg_pull_up>,
				/* uart4_tx_m0 */
				<4 RK_PA3 5 &pcfg_pull_up>;
		};

		uart4m0_ctsn_pins: uart4m0-ctsn-pins {
			rockchip,pins =
				/* uart4m0_ctsn */
				<4 RK_PA1 5 &pcfg_pull_none>;
		};
		uart4m0_rtsn_pins: uart4m0-rtsn-pins {
			rockchip,pins =
				/* uart4m0_rtsn */
				<4 RK_PA0 5 &pcfg_pull_none>;
		};

		uart4m1_xfer_pins: uart4m1-xfer-pins {
			rockchip,pins =
				/* uart4_rx_m1 */
				<5 RK_PA3 8 &pcfg_pull_up>,
				/* uart4_tx_m1 */
				<5 RK_PA2 8 &pcfg_pull_up>;
		};

		uart4m1_ctsn_pins: uart4m1-ctsn-pins {
			rockchip,pins =
				/* uart4m1_ctsn */
				<5 RK_PA1 8 &pcfg_pull_none>;
		};
		uart4m1_rtsn_pins: uart4m1-rtsn-pins {
			rockchip,pins =
				/* uart4m1_rtsn */
				<5 RK_PA0 8 &pcfg_pull_none>;
		};

		uart4m2_xfer_pins: uart4m2-xfer-pins {
			rockchip,pins =
				/* uart4_rx_m2 */
				<6 RK_PA1 7 &pcfg_pull_up>,
				/* uart4_tx_m2 */
				<6 RK_PA0 7 &pcfg_pull_up>;
		};

		uart4m2_ctsn_pins: uart4m2-ctsn-pins {
			rockchip,pins =
				/* uart4m2_ctsn */
				<6 RK_PA7 7 &pcfg_pull_none>;
		};
		uart4m2_rtsn_pins: uart4m2-rtsn-pins {
			rockchip,pins =
				/* uart4m2_rtsn */
				<6 RK_PA6 7 &pcfg_pull_none>;
		};

		uart4m3_xfer_pins: uart4m3-xfer-pins {
			rockchip,pins =
				/* uart4_rx_m3 */
				<2 RK_PA4 3 &pcfg_pull_up>,
				/* uart4_tx_m3 */
				<2 RK_PA5 3 &pcfg_pull_up>;
		};

		uart4m3_ctsn_pins: uart4m3-ctsn-pins {
			rockchip,pins =
				/* uart4m3_ctsn */
				<2 RK_PA3 3 &pcfg_pull_none>;
		};
		uart4m3_rtsn_pins: uart4m3-rtsn-pins {
			rockchip,pins =
				/* uart4m3_rtsn */
				<2 RK_PA2 3 &pcfg_pull_none>;
		};
	};

	uart5 {
		uart5m0_xfer_pins: uart5m0-xfer-pins {
			rockchip,pins =
				/* uart5_rx_m0 */
				<4 RK_PA7 5 &pcfg_pull_up>,
				/* uart5_tx_m0 */
				<4 RK_PA6 5 &pcfg_pull_up>;
		};

		uart5m0_ctsn_pins: uart5m0-ctsn-pins {
			rockchip,pins =
				/* uart5m0_ctsn */
				<4 RK_PB1 5 &pcfg_pull_none>;
		};
		uart5m0_rtsn_pins: uart5m0-rtsn-pins {
			rockchip,pins =
				/* uart5m0_rtsn */
				<4 RK_PB0 5 &pcfg_pull_none>;
		};

		uart5m1_xfer_pins: uart5m1-xfer-pins {
			rockchip,pins =
				/* uart5_rx_m1 */
				<5 RK_PA5 8 &pcfg_pull_up>,
				/* uart5_tx_m1 */
				<5 RK_PA4 8 &pcfg_pull_up>;
		};

		uart5m1_ctsn_pins: uart5m1-ctsn-pins {
			rockchip,pins =
				/* uart5m1_ctsn */
				<5 RK_PA7 8 &pcfg_pull_none>;
		};
		uart5m1_rtsn_pins: uart5m1-rtsn-pins {
			rockchip,pins =
				/* uart5m1_rtsn */
				<5 RK_PA6 8 &pcfg_pull_none>;
		};

		uart5m2_xfer_pins: uart5m2-xfer-pins {
			rockchip,pins =
				/* uart5_rx_m2 */
				<6 RK_PA3 7 &pcfg_pull_up>,
				/* uart5_tx_m2 */
				<6 RK_PA2 7 &pcfg_pull_up>;
		};

		uart5m2_ctsn_pins: uart5m2-ctsn-pins {
			rockchip,pins =
				/* uart5m2_ctsn */
				<6 RK_PA5 7 &pcfg_pull_none>;
		};
		uart5m2_rtsn_pins: uart5m2-rtsn-pins {
			rockchip,pins =
				/* uart5m2_rtsn */
				<6 RK_PA4 7 &pcfg_pull_none>;
		};
	};

	uart6 {
		uart6m0_xfer_pins: uart6m0-xfer-pins {
			rockchip,pins =
				/* uart6_rx_m0 */
				<5 RK_PB1 8 &pcfg_pull_up>,
				/* uart6_tx_m0 */
				<5 RK_PB0 8 &pcfg_pull_up>;
		};

		uart6m0_ctsn_pins: uart6m0-ctsn-pins {
			rockchip,pins =
				/* uart6m0_ctsn */
				<5 RK_PB3 8 &pcfg_pull_none>;
		};
		uart6m0_rtsn_pins: uart6m0-rtsn-pins {
			rockchip,pins =
				/* uart6m0_rtsn */
				<5 RK_PB2 8 &pcfg_pull_none>;
		};

		uart6m1_xfer_pins: uart6m1-xfer-pins {
			rockchip,pins =
				/* uart6_rx_m1 */
				<6 RK_PB1 7 &pcfg_pull_up>,
				/* uart6_tx_m1 */
				<6 RK_PB0 7 &pcfg_pull_up>;
		};

		uart6m1_ctsn_pins: uart6m1-ctsn-pins {
			rockchip,pins =
				/* uart6m1_ctsn */
				<6 RK_PB3 7 &pcfg_pull_none>;
		};
		uart6m1_rtsn_pins: uart6m1-rtsn-pins {
			rockchip,pins =
				/* uart6m1_rtsn */
				<6 RK_PB2 7 &pcfg_pull_none>;
		};
	};

	uart7 {
		uart7m0_xfer_pins: uart7m0-xfer-pins {
			rockchip,pins =
				/* uart7_rx_m0 */
				<5 RK_PB5 8 &pcfg_pull_up>,
				/* uart7_tx_m0 */
				<5 RK_PB4 8 &pcfg_pull_up>;
		};

		uart7m0_ctsn_pins: uart7m0-ctsn-pins {
			rockchip,pins =
				/* uart7m0_ctsn */
				<5 RK_PB7 8 &pcfg_pull_none>;
		};
		uart7m0_rtsn_pins: uart7m0-rtsn-pins {
			rockchip,pins =
				/* uart7m0_rtsn */
				<5 RK_PB6 8 &pcfg_pull_none>;
		};

		uart7m1_xfer_pins: uart7m1-xfer-pins {
			rockchip,pins =
				/* uart7_rx_m1 */
				<6 RK_PB5 7 &pcfg_pull_up>,
				/* uart7_tx_m1 */
				<6 RK_PB4 7 &pcfg_pull_up>;
		};

		uart7m1_ctsn_pins: uart7m1-ctsn-pins {
			rockchip,pins =
				/* uart7m1_ctsn */
				<6 RK_PB7 7 &pcfg_pull_none>;
		};
		uart7m1_rtsn_pins: uart7m1-rtsn-pins {
			rockchip,pins =
				/* uart7m1_rtsn */
				<6 RK_PB6 7 &pcfg_pull_none>;
		};
	};

	vi_cif {
		vi_cifm0_pins: vi-cifm0-pins {
			rockchip,pins =
				/* vi_cif_clkin_m0 */
				<6 RK_PC1 1 &pcfg_pull_none>,
				/* vi_cif_clkout_m0 */
				<6 RK_PC2 1 &pcfg_pull_none>,
				/* vi_cif_d0_m0 */
				<6 RK_PA0 1 &pcfg_pull_none>,
				/* vi_cif_d10_m0 */
				<6 RK_PB2 1 &pcfg_pull_none>,
				/* vi_cif_d11_m0 */
				<6 RK_PB3 1 &pcfg_pull_none>,
				/* vi_cif_d12_m0 */
				<6 RK_PB4 1 &pcfg_pull_none>,
				/* vi_cif_d13_m0 */
				<6 RK_PB5 1 &pcfg_pull_none>,
				/* vi_cif_d14_m0 */
				<6 RK_PB6 1 &pcfg_pull_none>,
				/* vi_cif_d15_m0 */
				<6 RK_PB7 1 &pcfg_pull_none>,
				/* vi_cif_d1_m0 */
				<6 RK_PA1 1 &pcfg_pull_none>,
				/* vi_cif_d2_m0 */
				<6 RK_PA2 1 &pcfg_pull_none>,
				/* vi_cif_d3_m0 */
				<6 RK_PA3 1 &pcfg_pull_none>,
				/* vi_cif_d4_m0 */
				<6 RK_PA4 1 &pcfg_pull_none>,
				/* vi_cif_d5_m0 */
				<6 RK_PA5 1 &pcfg_pull_none>,
				/* vi_cif_d6_m0 */
				<6 RK_PA6 1 &pcfg_pull_none>,
				/* vi_cif_d7_m0 */
				<6 RK_PA7 1 &pcfg_pull_none>,
				/* vi_cif_d8_m0 */
				<6 RK_PB0 1 &pcfg_pull_none>,
				/* vi_cif_d9_m0 */
				<6 RK_PB1 1 &pcfg_pull_none>,
				/* vi_cif_hsync_m0 */
				<6 RK_PC3 1 &pcfg_pull_none>,
				/* vi_cif_vsync_m0 */
				<6 RK_PC0 1 &pcfg_pull_none>;
		};

		vi_cifm1_pins: vi-cifm1-pins {
			rockchip,pins =
				/* vi_cif_clkin_m1 */
				<5 RK_PC6 3 &pcfg_pull_none>,
				/* vi_cif_clkout_m1 */
				<5 RK_PC5 3 &pcfg_pull_none>,
				/* vi_cif_d0_m1 */
				<5 RK_PA0 3 &pcfg_pull_none>,
				/* vi_cif_d10_m1 */
				<5 RK_PB6 3 &pcfg_pull_none>,
				/* vi_cif_d11_m1 */
				<5 RK_PB7 3 &pcfg_pull_none>,
				/* vi_cif_d12_m1 */
				<5 RK_PC0 3 &pcfg_pull_none>,
				/* vi_cif_d13_m1 */
				<5 RK_PC1 3 &pcfg_pull_none>,
				/* vi_cif_d14_m1 */
				<5 RK_PC2 3 &pcfg_pull_none>,
				/* vi_cif_d15_m1 */
				<5 RK_PC3 3 &pcfg_pull_none>,
				/* vi_cif_d1_m1 */
				<5 RK_PA1 3 &pcfg_pull_none>,
				/* vi_cif_d2_m1 */
				<5 RK_PA2 3 &pcfg_pull_none>,
				/* vi_cif_d3_m1 */
				<5 RK_PA7 3 &pcfg_pull_none>,
				/* vi_cif_d4_m1 */
				<5 RK_PB0 3 &pcfg_pull_none>,
				/* vi_cif_d5_m1 */
				<5 RK_PB1 3 &pcfg_pull_none>,
				/* vi_cif_d6_m1 */
				<5 RK_PB2 3 &pcfg_pull_none>,
				/* vi_cif_d7_m1 */
				<5 RK_PB3 3 &pcfg_pull_none>,
				/* vi_cif_d8_m1 */
				<5 RK_PB4 3 &pcfg_pull_none>,
				/* vi_cif_d9_m1 */
				<5 RK_PB5 3 &pcfg_pull_none>,
				/* vi_cif_hsync_m1 */
				<5 RK_PC7 3 &pcfg_pull_none>,
				/* vi_cif_vsync_m1 */
				<5 RK_PC4 3 &pcfg_pull_none>;
		};
	};

	vo_lcdc {
		vo_lcdc_pins: vo-lcdc-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d0 */
				<5 RK_PA0 1 &pcfg_pull_none>,
				/* vo_lcdc_d1 */
				<5 RK_PA1 1 &pcfg_pull_none>,
				/* vo_lcdc_d2 */
				<5 RK_PA2 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d8 */
				<5 RK_PB0 1 &pcfg_pull_none>,
				/* vo_lcdc_d9 */
				<5 RK_PB1 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d16 */
				<5 RK_PC0 1 &pcfg_pull_none>,
				/* vo_lcdc_d17 */
				<5 RK_PC1 1 &pcfg_pull_none>,
				/* vo_lcdc_d18 */
				<5 RK_PC2 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};
	};
};

/*
 * This part is edited handly.
 */
&pinctrl {
	dsmc {
		dsmc_csn_idle: dsmc-csn-idle {
			rockchip,pins =
				/* dsmc_csn0 */
				<5 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>,
				/* dsmc_csn1 */
				<5 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>,
				/* dsmc_csn2 */
				<5 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>,
				/* dsmc_csn3 */
				<5 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	pdm {
		pdmm0_clk0_idle: pdmm0-clk0-idle {
			rockchip,pins =
				/* pdm_clk0_m0 */
				<7 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		pdmm0_clk1_idle: pdmm0-clk1-idle {
			rockchip,pins =
				/* pdm_clk1_m0 */
				<7 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		pdmm1_clk0_idle: pdmm1-clk0-idle {
			rockchip,pins =
				/* pdm_clk0_m1 */
				<6 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		pdmm1_clk1_idle: pdmm1-clk1-idle {
			rockchip,pins =
				/* pdm_clk1_m1 */
				<6 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	sdmmc0 {
		sdmmc0_idle_pins: sdmmc0-idle-pins {
			rockchip,pins =
				<2 RK_PA0 RK_FUNC_GPIO &pcfg_pull_down>,
				<2 RK_PA1 RK_FUNC_GPIO &pcfg_pull_down>,
				<2 RK_PA2 RK_FUNC_GPIO &pcfg_pull_down>,
				<2 RK_PA3 RK_FUNC_GPIO &pcfg_pull_down>,
				<2 RK_PA4 RK_FUNC_GPIO &pcfg_pull_down>,
				<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	sdmmc1 {
		sdmmc1_idle_pins: sdmmc1-idle-pins {
			rockchip,pins =
				<3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_down>,
				<3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_down>,
				<3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_down>,
				<3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_down>,
				<3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_down>,
				<3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	vo_lcdc {
		bt1120_pins: bt1120-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>;
		};

		bt656_m0_pins: bt656-m0-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>;
		};

		bt656_m1_pins: bt656-m1-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>;
		};

		mcu_rgb3x8_rgb2x8_m0_pins: mcu-rgb3x8-rgb2x8-m0-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		mcu_rgb3x8_rgb2x8_m1_pins: mcu-rgb3x8-rgb2x8-m1-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		mcu_rgb565_pins: mcu-rgb565-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		mcu_rgb666_pins: mcu-rgb666-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d2 */
				<5 RK_PA2 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d18 */
				<5 RK_PC2 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		mcu_rgb888_pins: mcu-rgb888-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d0 */
				<5 RK_PA0 1 &pcfg_pull_none>,
				/* vo_lcdc_d1 */
				<5 RK_PA1 1 &pcfg_pull_none>,
				/* vo_lcdc_d2 */
				<5 RK_PA2 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d8 */
				<5 RK_PB0 1 &pcfg_pull_none>,
				/* vo_lcdc_d9 */
				<5 RK_PB1 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d16 */
				<5 RK_PC0 1 &pcfg_pull_none>,
				/* vo_lcdc_d17 */
				<5 RK_PC1 1 &pcfg_pull_none>,
				/* vo_lcdc_d18 */
				<5 RK_PC2 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		rgb3x8_rgb2x8_m0_pins: rgb3x8-rgb2x8-m0-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		rgb3x8_rgb2x8_m1_pins: rgb3x8-rgb2x8-m1-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		rgb565_pins: rgb565-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		rgb666_pins: rgb666-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d2 */
				<5 RK_PA2 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d18 */
				<5 RK_PC2 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};

		rgb888_pins: rgb888-pins {
			rockchip,pins =
				/* vo_lcdc_clk */
				<5 RK_PD3 1 &pcfg_pull_none>,
				/* vo_lcdc_d0 */
				<5 RK_PA0 1 &pcfg_pull_none>,
				/* vo_lcdc_d1 */
				<5 RK_PA1 1 &pcfg_pull_none>,
				/* vo_lcdc_d2 */
				<5 RK_PA2 1 &pcfg_pull_none>,
				/* vo_lcdc_d3 */
				<5 RK_PA3 1 &pcfg_pull_none>,
				/* vo_lcdc_d4 */
				<5 RK_PA4 1 &pcfg_pull_none>,
				/* vo_lcdc_d5 */
				<5 RK_PA5 1 &pcfg_pull_none>,
				/* vo_lcdc_d6 */
				<5 RK_PA6 1 &pcfg_pull_none>,
				/* vo_lcdc_d7 */
				<5 RK_PA7 1 &pcfg_pull_none>,
				/* vo_lcdc_d8 */
				<5 RK_PB0 1 &pcfg_pull_none>,
				/* vo_lcdc_d9 */
				<5 RK_PB1 1 &pcfg_pull_none>,
				/* vo_lcdc_d10 */
				<5 RK_PB2 1 &pcfg_pull_none>,
				/* vo_lcdc_d11 */
				<5 RK_PB3 1 &pcfg_pull_none>,
				/* vo_lcdc_d12 */
				<5 RK_PB4 1 &pcfg_pull_none>,
				/* vo_lcdc_d13 */
				<5 RK_PB5 1 &pcfg_pull_none>,
				/* vo_lcdc_d14 */
				<5 RK_PB6 1 &pcfg_pull_none>,
				/* vo_lcdc_d15 */
				<5 RK_PB7 1 &pcfg_pull_none>,
				/* vo_lcdc_d16 */
				<5 RK_PC0 1 &pcfg_pull_none>,
				/* vo_lcdc_d17 */
				<5 RK_PC1 1 &pcfg_pull_none>,
				/* vo_lcdc_d18 */
				<5 RK_PC2 1 &pcfg_pull_none>,
				/* vo_lcdc_d19 */
				<5 RK_PC3 1 &pcfg_pull_none>,
				/* vo_lcdc_d20 */
				<5 RK_PC4 1 &pcfg_pull_none>,
				/* vo_lcdc_d21 */
				<5 RK_PC5 1 &pcfg_pull_none>,
				/* vo_lcdc_d22 */
				<5 RK_PC6 1 &pcfg_pull_none>,
				/* vo_lcdc_d23 */
				<5 RK_PC7 1 &pcfg_pull_none>,
				/* vo_lcdc_den */
				<5 RK_PD0 1 &pcfg_pull_none>,
				/* vo_lcdc_hsync */
				<5 RK_PD1 1 &pcfg_pull_none>,
				/* vo_lcdc_vsync */
				<5 RK_PD2 1 &pcfg_pull_none>;
		};
	};
};