xref: /rk3399_rockchip-uboot/arch/arm/dts/rk3528-pinctrl.dtsi (revision f54c817c63ace7c4d9a451a9bfc77b1f69cb5b74)

// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2022 Rockchip Electronics Co., Ltd.
 */

#include <dt-bindings/pinctrl/rockchip.h>
#include "rockchip-pinconf.dtsi"

/*
 * This file is auto generated by pin2dts tool, please keep these code
 * by adding changes at end of this file.
 */
&pinctrl {
	arm {
		arm_pins: arm-pins {
			rockchip,pins =
				/* arm_avs */
				<4 RK_PC4 3 &pcfg_pull_none>;
		};
	};

	can0 {
		can0m0_pins: can0m0-pins {
			rockchip,pins =
				/* can0_rx_m0 */
				<4 RK_PA0 3 &pcfg_pull_none>,
				/* can0_tx_m0 */
				<4 RK_PA1 3 &pcfg_pull_none>;
		};

		can0m1_pins: can0m1-pins {
			rockchip,pins =
				/* can0_rx_m1 */
				<4 RK_PC6 3 &pcfg_pull_none>,
				/* can0_tx_m1 */
				<4 RK_PC5 3 &pcfg_pull_none>;
		};
	};

	can1 {
		can1m0_pins: can1m0-pins {
			rockchip,pins =
				/* can1_rx_m0 */
				<4 RK_PA2 4 &pcfg_pull_none>,
				/* can1_tx_m0 */
				<4 RK_PA3 4 &pcfg_pull_none>;
		};

		can1m1_pins: can1m1-pins {
			rockchip,pins =
				/* can1_rx_m1 */
				<4 RK_PB0 4 &pcfg_pull_none>,
				/* can1_tx_m1 */
				<4 RK_PB1 4 &pcfg_pull_none>;
		};
	};

	can2 {
		can2m0_pins: can2m0-pins {
			rockchip,pins =
				/* can2_rx_m0 */
				<1 RK_PB3 2 &pcfg_pull_none>,
				/* can2_tx_m0 */
				<1 RK_PB2 2 &pcfg_pull_none>;
		};

		can2m1_pins: can2m1-pins {
			rockchip,pins =
				/* can2_rx_m1 */
				<3 RK_PA5 5 &pcfg_pull_none>,
				/* can2_tx_m1 */
				<3 RK_PA4 5 &pcfg_pull_none>;
		};
	};

	can3 {
		can3m0_pins: can3m0-pins {
			rockchip,pins =
				/* can3_rx_m0 */
				<1 RK_PB5 2 &pcfg_pull_none>,
				/* can3_tx_m0 */
				<1 RK_PB4 2 &pcfg_pull_none>;
		};

		can3m1_pins: can3m1-pins {
			rockchip,pins =
				/* can3_rx_m1 */
				<3 RK_PB3 2 &pcfg_pull_none>,
				/* can3_tx_m1 */
				<3 RK_PB2 2 &pcfg_pull_none>;
		};
	};

	clk {
		clkm0_32k_out: clkm0-32k-out {
			rockchip,pins =
				/* clkm0_32k_out */
				<3 RK_PC3 3 &pcfg_pull_none>;
		};

		clkm1_32k_out: clkm1-32k-out {
			rockchip,pins =
				/* clkm1_32k_out */
				<1 RK_PC3 1 &pcfg_pull_none>;
		};
	};

	emmc {
		emmc_rstnout: emmc-rstnout {
			rockchip,pins =
				/* emmc_rstn */
				<1 RK_PD6 1 &pcfg_pull_none>;
		};

		emmc_bus8: emmc-bus8 {
			rockchip,pins =
				/* emmc_d0 */
				<1 RK_PC4 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d1 */
				<1 RK_PC5 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d2 */
				<1 RK_PC6 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d3 */
				<1 RK_PC7 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d4 */
				<1 RK_PD0 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d5 */
				<1 RK_PD1 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d6 */
				<1 RK_PD2 1 &pcfg_pull_up_drv_level_2>,
				/* emmc_d7 */
				<1 RK_PD3 1 &pcfg_pull_up_drv_level_2>;
		};

		emmc_clk: emmc-clk {
			rockchip,pins =
				/* emmc_clk */
				<1 RK_PD5 1 &pcfg_pull_up_drv_level_2>;
		};

		emmc_cmd: emmc-cmd {
			rockchip,pins =
				/* emmc_cmd */
				<1 RK_PD4 1 &pcfg_pull_up_drv_level_2>;
		};

		emmc_strb: emmc-strb {
			rockchip,pins =
				/* emmc_strb */
				<1 RK_PD7 1 &pcfg_pull_none>;
		};
	};

	eth {
		eth_pins: eth-pins {
			rockchip,pins =
				/* eth_clk_25m_out */
				<3 RK_PB5 2 &pcfg_pull_none>;
		};
	};

	fephy {
		fephym0_led_dpx: fephym0-led_dpx {
			rockchip,pins =
				/* fephy_led_dpx_m0 */
				<4 RK_PB5 2 &pcfg_pull_none>;
		};

		fephym0_led_link: fephym0-led_link {
			rockchip,pins =
				/* fephy_led_link_m0 */
				<4 RK_PC0 2 &pcfg_pull_none>;
		};

		fephym0_led_spd: fephym0-led_spd {
			rockchip,pins =
				/* fephy_led_spd_m0 */
				<4 RK_PB7 2 &pcfg_pull_none>;
		};

		fephym1_led_dpx: fephym1-led_dpx {
			rockchip,pins =
				/* fephy_led_dpx_m1 */
				<2 RK_PA4 5 &pcfg_pull_none>;
		};

		fephym1_led_link: fephym1-led_link {
			rockchip,pins =
				/* fephy_led_link_m1 */
				<2 RK_PA6 5 &pcfg_pull_none>;
		};

		fephym1_led_spd: fephym1-led_spd {
			rockchip,pins =
				/* fephy_led_spd_m1 */
				<2 RK_PA5 5 &pcfg_pull_none>;
		};
	};

	fspi {
		fspi_pins: fspi-pins {
			rockchip,pins =
				/* fspi_clk */
				<1 RK_PD5 2 &pcfg_pull_none>,
				/* fspi_d0 */
				<1 RK_PC4 2 &pcfg_pull_none>,
				/* fspi_d1 */
				<1 RK_PC5 2 &pcfg_pull_none>,
				/* fspi_d2 */
				<1 RK_PC6 2 &pcfg_pull_none>,
				/* fspi_d3 */
				<1 RK_PC7 2 &pcfg_pull_none>;
		};

		fspi_csn0: fspi-csn0 {
			rockchip,pins =
				/* fspi_csn0 */
				<1 RK_PD0 2 &pcfg_pull_none>;
		};
		fspi_csn1: fspi-csn1 {
			rockchip,pins =
				/* fspi_csn1 */
				<1 RK_PD1 2 &pcfg_pull_none>;
		};
	};

	gpu {
		gpu_pins: gpu-pins {
			rockchip,pins =
				/* gpu_avs */
				<4 RK_PC3 3 &pcfg_pull_none>;
		};
	};

	hdmi {
		hdmi_pins: hdmi-pins {
			rockchip,pins =
				/* hdmi_tx_cec */
				<0 RK_PA3 1 &pcfg_pull_none>,
				/* hdmi_tx_hpd */
				<0 RK_PA2 1 &pcfg_pull_none>,
				/* hdmi_tx_scl */
				<0 RK_PA4 1 &pcfg_pull_none>,
				/* hdmi_tx_sda */
				<0 RK_PA5 1 &pcfg_pull_none>;
		};
	};

	hsm {
		hsmm0_pins: hsmm0-pins {
			rockchip,pins =
				/* hsm_clk_out_m0 */
				<2 RK_PA2 4 &pcfg_pull_none>;
		};

		hsmm1_pins: hsmm1-pins {
			rockchip,pins =
				/* hsm_clk_out_m1 */
				<1 RK_PA4 3 &pcfg_pull_none>;
		};
	};

	i2c0 {
		i2c0m0_xfer: i2c0m0-xfer {
			rockchip,pins =
				/* i2c0_scl_m0 */
				<4 RK_PC4 2 &pcfg_pull_none_smt>,
				/* i2c0_sda_m0 */
				<4 RK_PC3 2 &pcfg_pull_none_smt>;
		};

		i2c0m1_xfer: i2c0m1-xfer {
			rockchip,pins =
				/* i2c0_scl_m1 */
				<4 RK_PA1 2 &pcfg_pull_none_smt>,
				/* i2c0_sda_m1 */
				<4 RK_PA0 2 &pcfg_pull_none_smt>;
		};
	};

	i2c1 {
		i2c1m0_xfer: i2c1m0-xfer {
			rockchip,pins =
				/* i2c1_scl_m0 */
				<4 RK_PA3 2 &pcfg_pull_none_smt>,
				/* i2c1_sda_m0 */
				<4 RK_PA2 2 &pcfg_pull_none_smt>;
		};

		i2c1m1_xfer: i2c1m1-xfer {
			rockchip,pins =
				/* i2c1_scl_m1 */
				<4 RK_PC5 4 &pcfg_pull_none_smt>,
				/* i2c1_sda_m1 */
				<4 RK_PC6 4 &pcfg_pull_none_smt>;
		};
	};

	i2c2 {
		i2c2m0_xfer: i2c2m0-xfer {
			rockchip,pins =
				/* i2c2_scl_m0 */
				<0 RK_PA4 2 &pcfg_pull_none_smt>,
				/* i2c2_sda_m0 */
				<0 RK_PA5 2 &pcfg_pull_none_smt>;
		};

		i2c2m1_xfer: i2c2m1-xfer {
			rockchip,pins =
				/* i2c2_scl_m1 */
				<1 RK_PA5 3 &pcfg_pull_none_smt>,
				/* i2c2_sda_m1 */
				<1 RK_PA6 3 &pcfg_pull_none_smt>;
		};
	};

	i2c3 {
		i2c3m0_xfer: i2c3m0-xfer {
			rockchip,pins =
				/* i2c3_scl_m0 */
				<1 RK_PA0 2 &pcfg_pull_none_smt>,
				/* i2c3_sda_m0 */
				<1 RK_PA1 2 &pcfg_pull_none_smt>;
		};

		i2c3m1_xfer: i2c3m1-xfer {
			rockchip,pins =
				/* i2c3_scl_m1 */
				<3 RK_PC1 5 &pcfg_pull_none_smt>,
				/* i2c3_sda_m1 */
				<3 RK_PC3 5 &pcfg_pull_none_smt>;
		};
	};

	i2c4 {
		i2c4_xfer: i2c4-xfer {
			rockchip,pins =
				/* i2c4_scl */
				<2 RK_PA0 4 &pcfg_pull_none_smt>,
				/* i2c4_sda */
				<2 RK_PA1 4 &pcfg_pull_none_smt>;
		};
	};

	i2c5 {
		i2c5m0_xfer: i2c5m0-xfer {
			rockchip,pins =
				/* i2c5_scl_m0 */
				<1 RK_PB2 3 &pcfg_pull_none_smt>,
				/* i2c5_sda_m0 */
				<1 RK_PB3 3 &pcfg_pull_none_smt>;
		};

		i2c5m1_xfer: i2c5m1-xfer {
			rockchip,pins =
				/* i2c5_scl_m1 */
				<1 RK_PD2 3 &pcfg_pull_none_smt>,
				/* i2c5_sda_m1 */
				<1 RK_PD3 3 &pcfg_pull_none_smt>;
		};
	};

	i2c6 {
		i2c6m0_xfer: i2c6m0-xfer {
			rockchip,pins =
				/* i2c6_scl_m0 */
				<3 RK_PB2 5 &pcfg_pull_none_smt>,
				/* i2c6_sda_m0 */
				<3 RK_PB3 5 &pcfg_pull_none_smt>;
		};

		i2c6m1_xfer: i2c6m1-xfer {
			rockchip,pins =
				/* i2c6_scl_m1 */
				<1 RK_PD4 3 &pcfg_pull_none_smt>,
				/* i2c6_sda_m1 */
				<1 RK_PD7 3 &pcfg_pull_none_smt>;
		};
	};

	i2c7 {
		i2c7_xfer: i2c7-xfer {
			rockchip,pins =
				/* i2c7_scl */
				<2 RK_PA5 4 &pcfg_pull_none_smt>,
				/* i2c7_sda */
				<2 RK_PA6 4 &pcfg_pull_none_smt>;
		};
	};

	i2s0 {
		i2s0m0_pins: i2s0m0-pins {
			rockchip,pins =
				/* i2s0_lrck_m0 */
				<3 RK_PB6 1 &pcfg_pull_none>,
				/* i2s0_mclk_m0 */
				<3 RK_PB4 1 &pcfg_pull_none>,
				/* i2s0_sclk_m0 */
				<3 RK_PB5 1 &pcfg_pull_none>,
				/* i2s0_sdi_m0 */
				<3 RK_PB7 1 &pcfg_pull_none>,
				/* i2s0_sdo_m0 */
				<3 RK_PC0 1 &pcfg_pull_none>;
		};

		i2s0m1_pins: i2s0m1-pins {
			rockchip,pins =
				/* i2s0_lrck_m1 */
				<1 RK_PB6 1 &pcfg_pull_none>,
				/* i2s0_mclk_m1 */
				<1 RK_PB4 1 &pcfg_pull_none>,
				/* i2s0_sclk_m1 */
				<1 RK_PB5 1 &pcfg_pull_none>,
				/* i2s0_sdi_m1 */
				<1 RK_PB7 1 &pcfg_pull_none>,
				/* i2s0_sdo_m1 */
				<1 RK_PC0 1 &pcfg_pull_none>;
		};
	};

	i2s1 {
		i2s1_pins: i2s1-pins {
			rockchip,pins =
				/* i2s1_lrck */
				<4 RK_PA6 1 &pcfg_pull_none>,
				/* i2s1_mclk */
				<4 RK_PA4 1 &pcfg_pull_none>,
				/* i2s1_sclk */
				<4 RK_PA5 1 &pcfg_pull_none>,
				/* i2s1_sdi0 */
				<4 RK_PB4 1 &pcfg_pull_none>,
				/* i2s1_sdi1 */
				<4 RK_PB3 1 &pcfg_pull_none>,
				/* i2s1_sdi2 */
				<4 RK_PA3 1 &pcfg_pull_none>,
				/* i2s1_sdi3 */
				<4 RK_PA2 1 &pcfg_pull_none>,
				/* i2s1_sdo0 */
				<4 RK_PA7 1 &pcfg_pull_none>,
				/* i2s1_sdo1 */
				<4 RK_PB0 1 &pcfg_pull_none>,
				/* i2s1_sdo2 */
				<4 RK_PB1 1 &pcfg_pull_none>,
				/* i2s1_sdo3 */
				<4 RK_PB2 1 &pcfg_pull_none>;
		};
	};

	jtag {
		jtagm0_pins: jtagm0-pins {
			rockchip,pins =
				/* jtag_cpu_tck_m0 */
				<2 RK_PA2 2 &pcfg_pull_none>,
				/* jtag_cpu_tms_m0 */
				<2 RK_PA3 2 &pcfg_pull_none>,
				/* jtag_mcu_tck_m0 */
				<2 RK_PA4 2 &pcfg_pull_none>,
				/* jtag_mcu_tms_m0 */
				<2 RK_PA5 2 &pcfg_pull_none>;
		};

		jtagm1_pins: jtagm1-pins {
			rockchip,pins =
				/* jtag_cpu_tck_m1 */
				<4 RK_PD0 2 &pcfg_pull_none>,
				/* jtag_cpu_tms_m1 */
				<4 RK_PC7 2 &pcfg_pull_none>,
				/* jtag_mcu_tck_m1 */
				<4 RK_PD0 3 &pcfg_pull_none>,
				/* jtag_mcu_tms_m1 */
				<4 RK_PC7 3 &pcfg_pull_none>;
		};
	};

	pcie {
		pciem0_pins: pciem0-pins {
			rockchip,pins =
				/* pcie_clkreqn_m0 */
				<3 RK_PA6 5 &pcfg_pull_none>,
				/* pcie_perstn_m0 */
				<3 RK_PB0 5 &pcfg_pull_none>,
				/* pcie_waken_m0 */
				<3 RK_PA7 5 &pcfg_pull_none>;
		};

		pciem1_pins: pciem1-pins {
			rockchip,pins =
				/* pcie_clkreqn_m1 */
				<1 RK_PA0 4 &pcfg_pull_none>,
				/* pcie_perstn_m1 */
				<1 RK_PA2 4 &pcfg_pull_none>,
				/* pcie_waken_m1 */
				<1 RK_PA1 4 &pcfg_pull_none>;
		};
	};

	pdm {
		pdm_clk0: pdm-clk0 {
			rockchip,pins =
				/* pdm_clk0 */
				<4 RK_PB5 3 &pcfg_pull_none>;
		};

		pdm_clk1: pdm-clk1 {
			rockchip,pins =
				/* pdm_clk1 */
				<4 RK_PA4 3 &pcfg_pull_none>;
		};

		pdm_sdi0: pdm-sdi0 {
			rockchip,pins =
				/* pdm_sdi0 */
				<4 RK_PB2 3 &pcfg_pull_none>;
		};

		pdm_sdi1: pdm-sdi1 {
			rockchip,pins =
				/* pdm_sdi1 */
				<4 RK_PB1 3 &pcfg_pull_none>;
		};

		pdm_sdi2: pdm-sdi2 {
			rockchip,pins =
				/* pdm_sdi2 */
				<4 RK_PB3 3 &pcfg_pull_none>;
		};

		pdm_sdi3: pdm-sdi3 {
			rockchip,pins =
				/* pdm_sdi3 */
				<4 RK_PC1 3 &pcfg_pull_none>;
		};
	};

	pmu {
		pmu_pins: pmu-pins {
			rockchip,pins =
				/* pmu_debug */
				<4 RK_PA0 4 &pcfg_pull_none>;
		};
	};

	pwm0 {
		pwm0m0_pins: pwm0m0-pins {
			rockchip,pins =
				/* pwm0_m0 */
				<4 RK_PC3 1 &pcfg_pull_none>;
		};

		pwm0m1_pins: pwm0m1-pins {
			rockchip,pins =
				/* pwm0_m1 */
				<1 RK_PA2 5 &pcfg_pull_none>;
		};
	};

	pwm1 {
		pwm1m0_pins: pwm1m0-pins {
			rockchip,pins =
				/* pwm1_m0 */
				<4 RK_PC4 1 &pcfg_pull_none>;
		};

		pwm1m1_pins: pwm1m1-pins {
			rockchip,pins =
				/* pwm1_m1 */
				<1 RK_PA3 4 &pcfg_pull_none>;
		};
	};

	pwm2 {
		pwm2m0_pins: pwm2m0-pins {
			rockchip,pins =
				/* pwm2_m0 */
				<4 RK_PC5 1 &pcfg_pull_none>;
		};

		pwm2m1_pins: pwm2m1-pins {
			rockchip,pins =
				/* pwm2_m1 */
				<1 RK_PA7 2 &pcfg_pull_none>;
		};
	};

	pwm3 {
		pwm3m0_pins: pwm3m0-pins {
			rockchip,pins =
				/* pwm3_m0 */
				<4 RK_PC6 1 &pcfg_pull_none>;
		};

		pwm3m1_pins: pwm3m1-pins {
			rockchip,pins =
				/* pwm3_m1 */
				<2 RK_PA4 3 &pcfg_pull_none>;
		};
	};

	pwm4 {
		pwm4m0_pins: pwm4m0-pins {
			rockchip,pins =
				/* pwm4_m0 */
				<4 RK_PB7 1 &pcfg_pull_none>;
		};

		pwm4m1_pins: pwm4m1-pins {
			rockchip,pins =
				/* pwm4_m1 */
				<1 RK_PA4 2 &pcfg_pull_none>;
		};
	};

	pwm5 {
		pwm5m0_pins: pwm5m0-pins {
			rockchip,pins =
				/* pwm5_m0 */
				<4 RK_PC0 1 &pcfg_pull_none>;
		};

		pwm5m1_pins: pwm5m1-pins {
			rockchip,pins =
				/* pwm5_m1 */
				<3 RK_PC3 1 &pcfg_pull_none>;
		};
	};

	pwm6 {
		pwm6m0_pins: pwm6m0-pins {
			rockchip,pins =
				/* pwm6_m0 */
				<4 RK_PC1 1 &pcfg_pull_none>;
		};

		pwm6m1_pins: pwm6m1-pins {
			rockchip,pins =
				/* pwm6_m1 */
				<1 RK_PC3 3 &pcfg_pull_none>;
		};

		pwm6m2_pins: pwm6m2-pins {
			rockchip,pins =
				/* pwm6_m2 */
				<3 RK_PC1 1 &pcfg_pull_none>;
		};
	};

	pwm7 {
		pwm7m0_pins: pwm7m0-pins {
			rockchip,pins =
				/* pwm7_m0 */
				<4 RK_PC2 1 &pcfg_pull_none>;
		};

		pwm7m1_pins: pwm7m1-pins {
			rockchip,pins =
				/* pwm7_m1 */
				<1 RK_PC2 2 &pcfg_pull_none>;
		};
	};

	pwr {
		pwr_pins: pwr-pins {
			rockchip,pins =
				/* pwr_ctrl0 */
				<4 RK_PC2 2 &pcfg_pull_none>,
				/* pwr_ctrl1 */
				<4 RK_PB6 1 &pcfg_pull_none>;
		};
	};

	ref {
		refm0_pins: refm0-pins {
			rockchip,pins =
				/* ref_clk_out_m0 */
				<0 RK_PA1 1 &pcfg_pull_none>;
		};

		refm1_pins: refm1-pins {
			rockchip,pins =
				/* ref_clk_out_m1 */
				<3 RK_PC3 6 &pcfg_pull_none>;
		};
	};

	rgmii {
		rgmii_miim: rgmii-miim {
			rockchip,pins =
				/* rgmii_mdc */
				<3 RK_PB6 2 &pcfg_pull_none>,
				/* rgmii_mdio */
				<3 RK_PB7 2 &pcfg_pull_none>;
		};

		rgmii_rx_bus2: rgmii-rx_bus2 {
			rockchip,pins =
				/* rgmii_rxd0 */
				<3 RK_PA3 2 &pcfg_pull_none>,
				/* rgmii_rxd1 */
				<3 RK_PA2 2 &pcfg_pull_none>,
				/* rgmii_rxdv_crs */
				<3 RK_PC2 2 &pcfg_pull_none>;
		};

		rgmii_tx_bus2: rgmii-tx_bus2 {
			rockchip,pins =
				/* rgmii_txd0 */
				<3 RK_PA1 2 &pcfg_pull_none>,
				/* rgmii_txd1 */
				<3 RK_PA0 2 &pcfg_pull_none>,
				/* rgmii_txen */
				<3 RK_PC0 2 &pcfg_pull_none>;
		};

		rgmii_rgmii_clk: rgmii-rgmii_clk {
			rockchip,pins =
				/* rgmii_rxclk */
				<3 RK_PA5 2 &pcfg_pull_none>,
				/* rgmii_txclk */
				<3 RK_PA4 2 &pcfg_pull_none>;
		};

		rgmii_rgmii_bus: rgmii-rgmii_bus {
			rockchip,pins =
				/* rgmii_rxd2 */
				<3 RK_PA7 2 &pcfg_pull_none>,
				/* rgmii_rxd3 */
				<3 RK_PA6 2 &pcfg_pull_none>,
				/* rgmii_txd2 */
				<3 RK_PB1 2 &pcfg_pull_none>,
				/* rgmii_txd3 */
				<3 RK_PB0 2 &pcfg_pull_none>;
		};

		rgmii_clk: rgmii-clk {
			rockchip,pins =
				/* rgmii_clk */
				<3 RK_PB4 2 &pcfg_pull_none>;
		};
		rgmii_txer: rgmii-txer {
			rockchip,pins =
				/* rgmii_txer */
				<3 RK_PC1 2 &pcfg_pull_none>;
		};
	};

	scr {
		scrm0_pins: scrm0-pins {
			rockchip,pins =
				/* scr_clk_m0 */
				<1 RK_PA2 3 &pcfg_pull_none>,
				/* scr_data_m0 */
				<1 RK_PA1 3 &pcfg_pull_none>,
				/* scr_detn_m0 */
				<1 RK_PA0 3 &pcfg_pull_none>,
				/* scr_rstn_m0 */
				<1 RK_PA3 3 &pcfg_pull_none>;
		};

		scrm1_pins: scrm1-pins {
			rockchip,pins =
				/* scr_clk_m1 */
				<2 RK_PA5 3 &pcfg_pull_none>,
				/* scr_data_m1 */
				<2 RK_PA3 4 &pcfg_pull_none>,
				/* scr_detn_m1 */
				<2 RK_PA6 3 &pcfg_pull_none>,
				/* scr_rstn_m1 */
				<2 RK_PA4 4 &pcfg_pull_none>;
		};
	};

	sdio0 {
		sdio0_bus4: sdio0-bus4 {
			rockchip,pins =
				/* sdio0_d0 */
				<1 RK_PA0 1 &pcfg_pull_up_drv_level_2>,
				/* sdio0_d1 */
				<1 RK_PA1 1 &pcfg_pull_up_drv_level_2>,
				/* sdio0_d2 */
				<1 RK_PA2 1 &pcfg_pull_up_drv_level_2>,
				/* sdio0_d3 */
				<1 RK_PA3 1 &pcfg_pull_up_drv_level_2>;
		};

		sdio0_clk: sdio0-clk {
			rockchip,pins =
				/* sdio0_clk */
				<1 RK_PA5 1 &pcfg_pull_up_drv_level_2>;
		};

		sdio0_cmd: sdio0-cmd {
			rockchip,pins =
				/* sdio0_cmd */
				<1 RK_PA4 1 &pcfg_pull_up_drv_level_2>;
		};

		sdio0_det: sdio0-det {
			rockchip,pins =
				/* sdio0_det */
				<1 RK_PA6 1 &pcfg_pull_up>;
		};

		sdio0_pwren: sdio0-pwren {
			rockchip,pins =
				/* sdio0_pwren */
				<1 RK_PA7 1 &pcfg_pull_none>;
		};
	};

	sdio1 {
		sdio1_bus4: sdio1-bus4 {
			rockchip,pins =
				/* sdio1_d0 */
				<3 RK_PA6 1 &pcfg_pull_up_drv_level_2>,
				/* sdio1_d1 */
				<3 RK_PA7 1 &pcfg_pull_up_drv_level_2>,
				/* sdio1_d2 */
				<3 RK_PB0 1 &pcfg_pull_up_drv_level_2>,
				/* sdio1_d3 */
				<3 RK_PB1 1 &pcfg_pull_up_drv_level_2>;
		};

		sdio1_clk: sdio1-clk {
			rockchip,pins =
				/* sdio1_clk */
				<3 RK_PA4 1 &pcfg_pull_up_drv_level_2>;
		};

		sdio1_cmd: sdio1-cmd {
			rockchip,pins =
				/* sdio1_cmd */
				<3 RK_PA5 1 &pcfg_pull_up_drv_level_2>;
		};

		sdio1_det: sdio1-det {
			rockchip,pins =
				/* sdio1_det */
				<3 RK_PB3 1 &pcfg_pull_up>;
		};

		sdio1_pwren: sdio1-pwren {
			rockchip,pins =
				/* sdio1_pwren */
				<3 RK_PB2 1 &pcfg_pull_none>;
		};
	};

	sdmmc_pins: sdmmc-pins {
		sdmmc_bus4: sdmmc-bus4 {
			rockchip,pins =
				/* sdmmc_d0 */
				<2 RK_PA0 1 &pcfg_pull_up_drv_level_2>,
				/* sdmmc_d1 */
				<2 RK_PA1 1 &pcfg_pull_up_drv_level_2>,
				/* sdmmc_d2 */
				<2 RK_PA2 1 &pcfg_pull_up_drv_level_2>,
				/* sdmmc_d3 */
				<2 RK_PA3 1 &pcfg_pull_up_drv_level_2>;
		};

		sdmmc_clk: sdmmc-clk {
			rockchip,pins =
				/* sdmmc_clk */
				<2 RK_PA5 1 &pcfg_pull_up_drv_level_2>;
		};

		sdmmc_cmd: sdmmc-cmd {
			rockchip,pins =
				/* sdmmc_cmd */
				<2 RK_PA4 1 &pcfg_pull_up_drv_level_2>;
		};

		sdmmc_det: sdmmc-det {
			rockchip,pins =
				/* sdmmc_detn */
				<2 RK_PA6 1 &pcfg_pull_up>;
		};

		sdmmc_pwren: sdmmc-pwren {
			rockchip,pins =
				/* sdmmc_pwren */
				<4 RK_PA1 1 &pcfg_pull_none>;
		};
	};

	spdif {
		spdifm0_pins: spdifm0-pins {
			rockchip,pins =
				/* spdif_tx_m0 */
				<4 RK_PA0 1 &pcfg_pull_none>;
		};

		spdifm1_pins: spdifm1-pins {
			rockchip,pins =
				/* spdif_tx_m1 */
				<1 RK_PC3 2 &pcfg_pull_none>;
		};

		spdifm2_pins: spdifm2-pins {
			rockchip,pins =
				/* spdif_tx_m2 */
				<3 RK_PC3 2 &pcfg_pull_none>;
		};
	};

	spi0 {
		spi0_pins: spi0-pins {
			rockchip,pins =
				/* spi0_clk */
				<4 RK_PB4 2 &pcfg_pull_none>,
				/* spi0_miso */
				<4 RK_PB3 2 &pcfg_pull_none>,
				/* spi0_mosi */
				<4 RK_PB2 2 &pcfg_pull_none>;
		};

		spi0_csn0: spi0-csn0 {
			rockchip,pins =
				/* spi0_csn0 */
				<4 RK_PB6 2 &pcfg_pull_none>;
		};
		spi0_csn1: spi0-csn1 {
			rockchip,pins =
				/* spi0_csn1 */
				<4 RK_PC1 2 &pcfg_pull_none>;
		};
	};

	spi1 {
		spi1_pins: spi1-pins {
			rockchip,pins =
				/* spi1_clk */
				<1 RK_PB6 2 &pcfg_pull_none>,
				/* spi1_miso */
				<1 RK_PC0 2 &pcfg_pull_none>,
				/* spi1_mosi */
				<1 RK_PB7 2 &pcfg_pull_none>;
		};

		spi1_csn0: spi1-csn0 {
			rockchip,pins =
				/* spi1_csn0 */
				<1 RK_PC1 1 &pcfg_pull_none>;
		};
		spi1_csn1: spi1-csn1 {
			rockchip,pins =
				/* spi1_csn1 */
				<1 RK_PC2 1 &pcfg_pull_none>;
		};
	};

	tsi0 {
		tsi0_pins: tsi0-pins {
			rockchip,pins =
				/* tsi0_clkin */
				<3 RK_PB2 3 &pcfg_pull_none>,
				/* tsi0_d0 */
				<3 RK_PB1 3 &pcfg_pull_none>,
				/* tsi0_d1 */
				<3 RK_PB5 3 &pcfg_pull_none>,
				/* tsi0_d2 */
				<3 RK_PB6 3 &pcfg_pull_none>,
				/* tsi0_d3 */
				<3 RK_PB7 3 &pcfg_pull_none>,
				/* tsi0_d4 */
				<3 RK_PA3 3 &pcfg_pull_none>,
				/* tsi0_d5 */
				<3 RK_PA2 3 &pcfg_pull_none>,
				/* tsi0_d6 */
				<3 RK_PA1 3 &pcfg_pull_none>,
				/* tsi0_d7 */
				<3 RK_PA0 3 &pcfg_pull_none>,
				/* tsi0_fail */
				<3 RK_PC0 3 &pcfg_pull_none>,
				/* tsi0_sync */
				<3 RK_PB4 3 &pcfg_pull_none>,
				/* tsi0_valid */
				<3 RK_PB3 3 &pcfg_pull_none>;
		};
	};

	tsi1 {
		tsi1_pins: tsi1-pins {
			rockchip,pins =
				/* tsi1_clkin */
				<3 RK_PA5 3 &pcfg_pull_none>,
				/* tsi1_d0 */
				<3 RK_PA4 3 &pcfg_pull_none>,
				/* tsi1_sync */
				<3 RK_PA7 3 &pcfg_pull_none>,
				/* tsi1_valid */
				<3 RK_PA6 3 &pcfg_pull_none>;
		};
	};

	uart0 {
		uart0m0_xfer: uart0m0-xfer {
			rockchip,pins =
				/* uart0_rx_m0 */
				<4 RK_PC7 1 &pcfg_pull_up>,
				/* uart0_tx_m0 */
				<4 RK_PD0 1 &pcfg_pull_up>;
		};

		uart0m1_xfer: uart0m1-xfer {
			rockchip,pins =
				/* uart0_rx_m1 */
				<2 RK_PA0 2 &pcfg_pull_up>,
				/* uart0_tx_m1 */
				<2 RK_PA1 2 &pcfg_pull_up>;
		};
	};

	uart1 {
		uart1m0_xfer: uart1m0-xfer {
			rockchip,pins =
				/* uart1_rx_m0 */
				<4 RK_PA7 2 &pcfg_pull_up>,
				/* uart1_tx_m0 */
				<4 RK_PA6 2 &pcfg_pull_up>;
		};

		uart1m1_xfer: uart1m1-xfer {
			rockchip,pins =
				/* uart1_rx_m1 */
				<4 RK_PC6 2 &pcfg_pull_up>,
				/* uart1_tx_m1 */
				<4 RK_PC5 2 &pcfg_pull_up>;
		};

		uart1_ctsn: uart1-ctsn {
			rockchip,pins =
				/* uart1_ctsn */
				<4 RK_PA4 2 &pcfg_pull_none>;
		};
		uart1_rtsn: uart1-rtsn {
			rockchip,pins =
				/* uart1_rtsn */
				<4 RK_PA5 2 &pcfg_pull_none>;
		};
	};

	uart2 {
		uart2m0_xfer: uart2m0-xfer {
			rockchip,pins =
				/* uart2_rx_m0 */
				<3 RK_PA0 1 &pcfg_pull_up>,
				/* uart2_tx_m0 */
				<3 RK_PA1 1 &pcfg_pull_up>;
		};

		uart2m0_ctsn: uart2m0-ctsn {
			rockchip,pins =
				/* uart2m0_ctsn */
				<3 RK_PA3 1 &pcfg_pull_none>;
		};
		uart2m0_rtsn: uart2m0-rtsn {
			rockchip,pins =
				/* uart2m0_rtsn */
				<3 RK_PA2 1 &pcfg_pull_none>;
		};

		uart2m1_xfer: uart2m1-xfer {
			rockchip,pins =
				/* uart2_rx_m1 */
				<1 RK_PB0 1 &pcfg_pull_up>,
				/* uart2_tx_m1 */
				<1 RK_PB1 1 &pcfg_pull_up>;
		};

		uart2m1_ctsn: uart2m1-ctsn {
			rockchip,pins =
				/* uart2m1_ctsn */
				<1 RK_PB3 1 &pcfg_pull_none>;
		};
		uart2m1_rtsn: uart2m1-rtsn {
			rockchip,pins =
				/* uart2m1_rtsn */
				<1 RK_PB2 1 &pcfg_pull_none>;
		};
	};

	uart3 {
		uart3m0_xfer: uart3m0-xfer {
			rockchip,pins =
				/* uart3_rx_m0 */
				<4 RK_PB0 2 &pcfg_pull_up>,
				/* uart3_tx_m0 */
				<4 RK_PB1 2 &pcfg_pull_up>;
		};

		uart3m1_xfer: uart3m1-xfer {
			rockchip,pins =
				/* uart3_rx_m1 */
				<4 RK_PB7 3 &pcfg_pull_up>,
				/* uart3_tx_m1 */
				<4 RK_PC0 3 &pcfg_pull_up>;
		};

		uart3_ctsn: uart3-ctsn {
			rockchip,pins =
				/* uart3_ctsn */
				<4 RK_PA3 3 &pcfg_pull_none>;
		};
		uart3_rtsn: uart3-rtsn {
			rockchip,pins =
				/* uart3_rtsn */
				<4 RK_PA2 3 &pcfg_pull_none>;
		};
	};

	uart4 {
		uart4_xfer: uart4-xfer {
			rockchip,pins =
				/* uart4_rx */
				<2 RK_PA2 3 &pcfg_pull_up>,
				/* uart4_tx */
				<2 RK_PA3 3 &pcfg_pull_up>;
		};

		uart4_ctsn: uart4-ctsn {
			rockchip,pins =
				/* uart4_ctsn */
				<2 RK_PA1 3 &pcfg_pull_none>;
		};
		uart4_rtsn: uart4-rtsn {
			rockchip,pins =
				/* uart4_rtsn */
				<2 RK_PA0 3 &pcfg_pull_none>;
		};
	};

	uart5 {
		uart5m0_xfer: uart5m0-xfer {
			rockchip,pins =
				/* uart5_rx_m0 */
				<1 RK_PA2 2 &pcfg_pull_up>,
				/* uart5_tx_m0 */
				<1 RK_PA3 2 &pcfg_pull_up>;
		};

		uart5m0_ctsn: uart5m0-ctsn {
			rockchip,pins =
				/* uart5m0_ctsn */
				<1 RK_PA6 2 &pcfg_pull_none>;
		};
		uart5m0_rtsn: uart5m0-rtsn {
			rockchip,pins =
				/* uart5m0_rtsn */
				<1 RK_PA5 2 &pcfg_pull_none>;
		};

		uart5m1_xfer: uart5m1-xfer {
			rockchip,pins =
				/* uart5_rx_m1 */
				<1 RK_PD4 2 &pcfg_pull_up>,
				/* uart5_tx_m1 */
				<1 RK_PD7 2 &pcfg_pull_up>;
		};

		uart5m1_ctsn: uart5m1-ctsn {
			rockchip,pins =
				/* uart5m1_ctsn */
				<1 RK_PD3 2 &pcfg_pull_none>;
		};
		uart5m1_rtsn: uart5m1-rtsn {
			rockchip,pins =
				/* uart5m1_rtsn */
				<1 RK_PD2 2 &pcfg_pull_none>;
		};
	};

	uart6 {
		uart6m0_xfer: uart6m0-xfer {
			rockchip,pins =
				/* uart6_rx_m0 */
				<3 RK_PA7 4 &pcfg_pull_up>,
				/* uart6_tx_m0 */
				<3 RK_PA6 4 &pcfg_pull_up>;
		};

		uart6m1_xfer: uart6m1-xfer {
			rockchip,pins =
				/* uart6_rx_m1 */
				<3 RK_PC3 4 &pcfg_pull_up>,
				/* uart6_tx_m1 */
				<3 RK_PC1 4 &pcfg_pull_up>;
		};

		uart6_ctsn: uart6-ctsn {
			rockchip,pins =
				/* uart6_ctsn */
				<3 RK_PA4 4 &pcfg_pull_none>;
		};
		uart6_rtsn: uart6-rtsn {
			rockchip,pins =
				/* uart6_rtsn */
				<3 RK_PA5 4 &pcfg_pull_none>;
		};
	};

	uart7 {
		uart7m0_xfer: uart7m0-xfer {
			rockchip,pins =
				/* uart7_rx_m0 */
				<3 RK_PB3 4 &pcfg_pull_up>,
				/* uart7_tx_m0 */
				<3 RK_PB2 4 &pcfg_pull_up>;
		};

		uart7m0_ctsn: uart7m0-ctsn {
			rockchip,pins =
				/* uart7m0_ctsn */
				<3 RK_PB0 4 &pcfg_pull_none>;
		};
		uart7m0_rtsn: uart7m0-rtsn {
			rockchip,pins =
				/* uart7m0_rtsn */
				<3 RK_PB1 4 &pcfg_pull_none>;
		};

		uart7m1_xfer: uart7m1-xfer {
			rockchip,pins =
				/* uart7_rx_m1 */
				<1 RK_PB3 4 &pcfg_pull_up>,
				/* uart7_tx_m1 */
				<1 RK_PB2 4 &pcfg_pull_up>;
		};

		uart7m1_ctsn: uart7m1-ctsn {
			rockchip,pins =
				/* uart7m1_ctsn */
				<1 RK_PB0 4 &pcfg_pull_none>;
		};
		uart7m1_rtsn: uart7m1-rtsn {
			rockchip,pins =
				/* uart7m1_rtsn */
				<1 RK_PB1 4 &pcfg_pull_none>;
		};
	};
};