xref: /rk3399_rockchip-uboot/arch/arm/cpu/armv7/syslib.c (revision 4180b3dba25c2c28cc4502f1c9f1cbad2a9972b8)
187d98d3bSStefano Babic /*
287d98d3bSStefano Babic  * (C) Copyright 2008
387d98d3bSStefano Babic  * Texas Instruments, <www.ti.com>
487d98d3bSStefano Babic  *
587d98d3bSStefano Babic  * Richard Woodruff <r-woodruff2@ti.com>
687d98d3bSStefano Babic  * Syed Mohammed Khasim <khasim@ti.com>
787d98d3bSStefano Babic  *
8*1a459660SWolfgang Denk  * SPDX-License-Identifier:	GPL-2.0+
987d98d3bSStefano Babic  */
1087d98d3bSStefano Babic 
1187d98d3bSStefano Babic #include <common.h>
1287d98d3bSStefano Babic #include <asm/io.h>
1387d98d3bSStefano Babic 
1487d98d3bSStefano Babic /************************************************************
1587d98d3bSStefano Babic  * sdelay() - simple spin loop.  Will be constant time as
1687d98d3bSStefano Babic  *  its generally used in bypass conditions only.  This
1787d98d3bSStefano Babic  *  is necessary until timers are accessible.
1887d98d3bSStefano Babic  *
1987d98d3bSStefano Babic  *  not inline to increase chances its in cache when called
2087d98d3bSStefano Babic  *************************************************************/
sdelay(unsigned long loops)2187d98d3bSStefano Babic void sdelay(unsigned long loops)
2287d98d3bSStefano Babic {
2387d98d3bSStefano Babic 	__asm__ volatile ("1:\n" "subs %0, %1, #1\n"
2487d98d3bSStefano Babic 			  "bne 1b":"=r" (loops):"0"(loops));
2587d98d3bSStefano Babic }
2687d98d3bSStefano Babic 
2787d98d3bSStefano Babic /*********************************************************************
2887d98d3bSStefano Babic  * wait_on_value() - common routine to allow waiting for changes in
2987d98d3bSStefano Babic  *   volatile regs.
3087d98d3bSStefano Babic  *********************************************************************/
wait_on_value(u32 read_bit_mask,u32 match_value,void * read_addr,u32 bound)3187d98d3bSStefano Babic u32 wait_on_value(u32 read_bit_mask, u32 match_value, void *read_addr,
3287d98d3bSStefano Babic 		  u32 bound)
3387d98d3bSStefano Babic {
3487d98d3bSStefano Babic 	u32 i = 0, val;
3587d98d3bSStefano Babic 	do {
3687d98d3bSStefano Babic 		++i;
3787d98d3bSStefano Babic 		val = readl((u32)read_addr) & read_bit_mask;
3887d98d3bSStefano Babic 		if (val == match_value)
3987d98d3bSStefano Babic 			return 1;
4087d98d3bSStefano Babic 		if (i == bound)
4187d98d3bSStefano Babic 			return 0;
4287d98d3bSStefano Babic 	} while (1);
4387d98d3bSStefano Babic }
44