xref: /rk3399_rockchip-uboot/arch/arc/include/asm/cache.h (revision 6eb15e50f48927c65a67371555b5afc24b3c7d21)
1288aaacfSAlexey Brodkin /*
2288aaacfSAlexey Brodkin  * Copyright (C) 2013-2014 Synopsys, Inc. All rights reserved.
3288aaacfSAlexey Brodkin  *
4288aaacfSAlexey Brodkin  * SPDX-License-Identifier:	GPL-2.0+
5288aaacfSAlexey Brodkin  */
6288aaacfSAlexey Brodkin 
7288aaacfSAlexey Brodkin #ifndef __ASM_ARC_CACHE_H
8288aaacfSAlexey Brodkin #define __ASM_ARC_CACHE_H
9288aaacfSAlexey Brodkin 
10288aaacfSAlexey Brodkin #include <config.h>
11288aaacfSAlexey Brodkin 
12205e7a7bSAlexey Brodkin #ifdef CONFIG_ARC_CACHE_LINE_SHIFT
13205e7a7bSAlexey Brodkin #define CONFIG_SYS_CACHELINE_SIZE	(1 << CONFIG_ARC_CACHE_LINE_SHIFT)
14288aaacfSAlexey Brodkin #define ARCH_DMA_MINALIGN		CONFIG_SYS_CACHELINE_SIZE
15288aaacfSAlexey Brodkin #else
16205e7a7bSAlexey Brodkin /* Satisfy users of ARCH_DMA_MINALIGN */
17288aaacfSAlexey Brodkin #define ARCH_DMA_MINALIGN		128
18288aaacfSAlexey Brodkin #endif
19288aaacfSAlexey Brodkin 
20f13606b7SAlexey Brodkin #if defined(ARC_MMU_ABSENT)
21f13606b7SAlexey Brodkin #define CONFIG_ARC_MMU_VER 0
22f13606b7SAlexey Brodkin #elif defined(CONFIG_ARC_MMU_V2)
23812980bdSAlexey Brodkin #define CONFIG_ARC_MMU_VER 2
24812980bdSAlexey Brodkin #elif defined(CONFIG_ARC_MMU_V3)
25812980bdSAlexey Brodkin #define CONFIG_ARC_MMU_VER 3
26f13606b7SAlexey Brodkin #elif defined(CONFIG_ARC_MMU_V4)
27f13606b7SAlexey Brodkin #define CONFIG_ARC_MMU_VER 4
28812980bdSAlexey Brodkin #endif
29812980bdSAlexey Brodkin 
30*6eb15e50SAlexey Brodkin #ifndef __ASSEMBLY__
31*6eb15e50SAlexey Brodkin 
32*6eb15e50SAlexey Brodkin #ifdef CONFIG_ISA_ARCV2
33*6eb15e50SAlexey Brodkin void slc_enable(void);
34*6eb15e50SAlexey Brodkin void slc_disable(void);
35*6eb15e50SAlexey Brodkin void slc_flush(void);
36*6eb15e50SAlexey Brodkin void slc_invalidate(void);
37*6eb15e50SAlexey Brodkin #endif
38*6eb15e50SAlexey Brodkin 
39*6eb15e50SAlexey Brodkin #endif /* __ASSEMBLY__ */
40*6eb15e50SAlexey Brodkin 
41288aaacfSAlexey Brodkin #endif /* __ASM_ARC_CACHE_H */
42