1 /* 2 * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved. 3 * 4 * SPDX-License-Identifier: BSD-3-Clause 5 */ 6 7 #ifndef PLATFORM_DEF_H 8 #define PLATFORM_DEF_H 9 10 #include <arch.h> 11 #include <lib/utils_def.h> 12 #include <plat/common/common_def.h> 13 14 #include <tegra_def.h> 15 16 /******************************************************************************* 17 * Generic platform constants 18 ******************************************************************************/ 19 20 /* Size of cacheable stacks */ 21 #ifdef IMAGE_BL31 22 #define PLATFORM_STACK_SIZE U(0x400) 23 #endif 24 25 #define TEGRA_PRIMARY_CPU U(0x0) 26 27 #define PLAT_MAX_PWR_LVL MPIDR_AFFLVL2 28 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ 29 PLATFORM_MAX_CPUS_PER_CLUSTER) 30 #define PLAT_NUM_PWR_DOMAINS (PLATFORM_CORE_COUNT + \ 31 PLATFORM_CLUSTER_COUNT + 1) 32 33 /******************************************************************************* 34 * Platform console related constants 35 ******************************************************************************/ 36 #define TEGRA_CONSOLE_BAUDRATE U(115200) 37 #define TEGRA_BOOT_UART_CLK_IN_HZ U(408000000) 38 39 /******************************************************************************* 40 * Platform memory map related constants 41 ******************************************************************************/ 42 /* Size of trusted dram */ 43 #define TZDRAM_SIZE U(0x00400000) 44 #define TZDRAM_END (TZDRAM_BASE + TZDRAM_SIZE) 45 46 /******************************************************************************* 47 * BL31 specific defines. 48 ******************************************************************************/ 49 #define BL31_SIZE U(0x40000) 50 #define BL31_BASE TZDRAM_BASE 51 #define BL31_LIMIT (TZDRAM_BASE + BL31_SIZE - 1) 52 #define BL32_BASE (TZDRAM_BASE + BL31_SIZE) 53 #define BL32_LIMIT TZDRAM_END 54 55 /******************************************************************************* 56 * Platform specific page table and MMU setup constants 57 ******************************************************************************/ 58 #define PLAT_PHY_ADDR_SPACE_SIZE (ULL(1) << 35) 59 #define PLAT_VIRT_ADDR_SPACE_SIZE (ULL(1) << 35) 60 61 /******************************************************************************* 62 * Some data must be aligned on the biggest cache line size in the platform. 63 * This is known only to the platform as it might have a combination of 64 * integrated and external caches. 65 ******************************************************************************/ 66 #define CACHE_WRITEBACK_SHIFT 6 67 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) 68 69 #endif /* PLATFORM_DEF_H */ 70