xref: /rk3399_ARM-atf/plat/nvidia/tegra/include/drivers/pmc.h (revision 82cb2c1ad9897473743f08437d0a3995bed561b9)
108438e24SVarun Wadekar /*
250e91633SAnthony Zhou  * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
308438e24SVarun Wadekar  *
4*82cb2c1aSdp-arm  * SPDX-License-Identifier: BSD-3-Clause
508438e24SVarun Wadekar  */
608438e24SVarun Wadekar 
708438e24SVarun Wadekar #ifndef __PMC_H__
808438e24SVarun Wadekar #define __PMC_H__
908438e24SVarun Wadekar 
1008438e24SVarun Wadekar #include <mmio.h>
1108438e24SVarun Wadekar #include <tegra_def.h>
1208438e24SVarun Wadekar 
1350e91633SAnthony Zhou #define PMC_CONFIG				0x0U
1450e91633SAnthony Zhou #define PMC_PWRGATE_STATUS			0x38U
1550e91633SAnthony Zhou #define PMC_PWRGATE_TOGGLE			0x30U
1650e91633SAnthony Zhou #define  PMC_TOGGLE_START			0x100U
1750e91633SAnthony Zhou #define PMC_SCRATCH39				0x138U
1850e91633SAnthony Zhou #define PMC_SECURE_DISABLE2			0x2c4U
1950e91633SAnthony Zhou #define  PMC_SECURE_DISABLE2_WRITE22_ON		(1U << 28)
2050e91633SAnthony Zhou #define PMC_SECURE_SCRATCH22			0x338U
2150e91633SAnthony Zhou #define PMC_SECURE_DISABLE3			0x2d8U
2250e91633SAnthony Zhou #define  PMC_SECURE_DISABLE3_WRITE34_ON		(1U << 20)
2350e91633SAnthony Zhou #define  PMC_SECURE_DISABLE3_WRITE35_ON		(1U << 22)
2450e91633SAnthony Zhou #define PMC_SECURE_SCRATCH34			0x368U
2550e91633SAnthony Zhou #define PMC_SECURE_SCRATCH35			0x36cU
2608438e24SVarun Wadekar 
2708438e24SVarun Wadekar static inline uint32_t tegra_pmc_read_32(uint32_t off)
2808438e24SVarun Wadekar {
2908438e24SVarun Wadekar 	return mmio_read_32(TEGRA_PMC_BASE + off);
3008438e24SVarun Wadekar }
3108438e24SVarun Wadekar 
3208438e24SVarun Wadekar static inline void tegra_pmc_write_32(uint32_t off, uint32_t val)
3308438e24SVarun Wadekar {
3408438e24SVarun Wadekar 	mmio_write_32(TEGRA_PMC_BASE + off, val);
3508438e24SVarun Wadekar }
3608438e24SVarun Wadekar 
3708438e24SVarun Wadekar void tegra_pmc_cpu_setup(uint64_t reset_addr);
3808438e24SVarun Wadekar void tegra_pmc_lock_cpu_vectors(void);
3908438e24SVarun Wadekar void tegra_pmc_cpu_on(int cpu);
4008438e24SVarun Wadekar __dead2 void tegra_pmc_system_reset(void);
4108438e24SVarun Wadekar 
4208438e24SVarun Wadekar #endif /* __PMC_H__ */
43