xref: /rk3399_ARM-atf/plat/imx/imx8m/include/imx8m_psci.h (revision e8837b0aef0cadbe2428af4ee0ec3d2e84387386)
1*e8837b0aSJacky Bai /*
2*e8837b0aSJacky Bai  * Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
3*e8837b0aSJacky Bai  *
4*e8837b0aSJacky Bai  * SPDX-License-Identifier: BSD-3-Clause
5*e8837b0aSJacky Bai  */
6*e8837b0aSJacky Bai 
7*e8837b0aSJacky Bai #ifndef IMX8M_PSCI_H
8*e8837b0aSJacky Bai #define IMX8M_PSCI_H
9*e8837b0aSJacky Bai 
10*e8837b0aSJacky Bai #define CORE_PWR_STATE(state) ((state)->pwr_domain_state[MPIDR_AFFLVL0])
11*e8837b0aSJacky Bai #define CLUSTER_PWR_STATE(state) ((state)->pwr_domain_state[MPIDR_AFFLVL1])
12*e8837b0aSJacky Bai #define SYSTEM_PWR_STATE(state) ((state)->pwr_domain_state[PLAT_MAX_PWR_LVL])
13*e8837b0aSJacky Bai 
14*e8837b0aSJacky Bai int imx_pwr_domain_on(u_register_t mpidr);
15*e8837b0aSJacky Bai void imx_pwr_domain_on_finish(const psci_power_state_t *target_state);
16*e8837b0aSJacky Bai void imx_pwr_domain_off(const psci_power_state_t *target_state);
17*e8837b0aSJacky Bai int imx_validate_ns_entrypoint(uintptr_t ns_entrypoint);
18*e8837b0aSJacky Bai int imx_validate_power_state(unsigned int power_state, psci_power_state_t *rq_state);
19*e8837b0aSJacky Bai void imx_cpu_standby(plat_local_state_t cpu_state);
20*e8837b0aSJacky Bai void imx_domain_suspend(const psci_power_state_t *target_state);
21*e8837b0aSJacky Bai void imx_domain_suspend_finish(const psci_power_state_t *target_state);
22*e8837b0aSJacky Bai void imx_get_sys_suspend_power_state(psci_power_state_t *req_state);
23*e8837b0aSJacky Bai void __dead2 imx_system_reset(void);
24*e8837b0aSJacky Bai void __dead2 imx_system_off(void);
25*e8837b0aSJacky Bai void __dead2 imx_pwr_domain_pwr_down_wfi(const psci_power_state_t *target_state);
26*e8837b0aSJacky Bai 
27*e8837b0aSJacky Bai #endif /* IMX8M_PSCI_H */
28