1618f0feeSVikram Kanigiri /*
223411d2cSSummer Qin * Copyright (c) 2016-2018, ARM Limited and Contributors. All rights reserved.
3618f0feeSVikram Kanigiri *
482cb2c1aSdp-arm * SPDX-License-Identifier: BSD-3-Clause
5618f0feeSVikram Kanigiri */
6618f0feeSVikram Kanigiri
7618f0feeSVikram Kanigiri #include <assert.h>
809d40e0eSAntonio Nino Diaz
9618f0feeSVikram Kanigiri #include <platform_def.h>
1009d40e0eSAntonio Nino Diaz
1109d40e0eSAntonio Nino Diaz #include <common/debug.h>
1209d40e0eSAntonio Nino Diaz #include <drivers/arm/tzc_dmc500.h>
13*bd9344f6SAntonio Nino Diaz #include <plat/arm/common/plat_arm.h>
14618f0feeSVikram Kanigiri
15618f0feeSVikram Kanigiri /*******************************************************************************
16618f0feeSVikram Kanigiri * Initialize the DMC500-TrustZone Controller for ARM standard platforms.
17618f0feeSVikram Kanigiri * When booting an EL3 payload, this is simplified: we configure region 0 with
18618f0feeSVikram Kanigiri * secure access only and do not enable any other region.
19618f0feeSVikram Kanigiri ******************************************************************************/
arm_tzc_dmc500_setup(tzc_dmc500_driver_data_t * plat_driver_data,const arm_tzc_regions_info_t * tzc_regions)2023411d2cSSummer Qin void arm_tzc_dmc500_setup(tzc_dmc500_driver_data_t *plat_driver_data,
2123411d2cSSummer Qin const arm_tzc_regions_info_t *tzc_regions)
22618f0feeSVikram Kanigiri {
2323411d2cSSummer Qin #ifndef EL3_PAYLOAD_BASE
24af6491f8SAntonio Nino Diaz unsigned int region_index = 1U;
2523411d2cSSummer Qin const arm_tzc_regions_info_t *p;
2623411d2cSSummer Qin const arm_tzc_regions_info_t init_tzc_regions[] = {
2723411d2cSSummer Qin ARM_TZC_REGIONS_DEF,
2823411d2cSSummer Qin {0}
2923411d2cSSummer Qin };
3023411d2cSSummer Qin #endif
3123411d2cSSummer Qin
32618f0feeSVikram Kanigiri assert(plat_driver_data);
33618f0feeSVikram Kanigiri
34618f0feeSVikram Kanigiri INFO("Configuring DMC-500 TZ Settings\n");
35618f0feeSVikram Kanigiri
36618f0feeSVikram Kanigiri tzc_dmc500_driver_init(plat_driver_data);
37618f0feeSVikram Kanigiri
38618f0feeSVikram Kanigiri #ifndef EL3_PAYLOAD_BASE
3923411d2cSSummer Qin if (tzc_regions == NULL)
4023411d2cSSummer Qin p = init_tzc_regions;
4123411d2cSSummer Qin else
4223411d2cSSummer Qin p = tzc_regions;
4323411d2cSSummer Qin
44618f0feeSVikram Kanigiri /* Region 0 set to no access by default */
45618f0feeSVikram Kanigiri tzc_dmc500_configure_region0(TZC_REGION_S_NONE, 0);
46618f0feeSVikram Kanigiri
4723411d2cSSummer Qin /* Rest Regions set according to tzc_regions array */
4823411d2cSSummer Qin for (; p->base != 0ULL; p++) {
4923411d2cSSummer Qin tzc_dmc500_configure_region(region_index, p->base, p->end,
5023411d2cSSummer Qin p->sec_attr, p->nsaid_permissions);
5123411d2cSSummer Qin region_index++;
5223411d2cSSummer Qin }
53618f0feeSVikram Kanigiri
54af6491f8SAntonio Nino Diaz INFO("Total %u regions set.\n", region_index);
55618f0feeSVikram Kanigiri
56618f0feeSVikram Kanigiri #else
57618f0feeSVikram Kanigiri /* Allow secure access only to DRAM for EL3 payloads */
58618f0feeSVikram Kanigiri tzc_dmc500_configure_region0(TZC_REGION_S_RDWR, 0);
59618f0feeSVikram Kanigiri #endif
60618f0feeSVikram Kanigiri /*
61618f0feeSVikram Kanigiri * Raise an exception if a NS device tries to access secure memory
62618f0feeSVikram Kanigiri * TODO: Add interrupt handling support.
63618f0feeSVikram Kanigiri */
64618f0feeSVikram Kanigiri tzc_dmc500_set_action(TZC_ACTION_RV_LOWERR);
65618f0feeSVikram Kanigiri
66618f0feeSVikram Kanigiri /*
67618f0feeSVikram Kanigiri * Flush the configuration settings to have an affect. Validate
68618f0feeSVikram Kanigiri * flush by checking FILTER_EN is set on region 1 attributes
69618f0feeSVikram Kanigiri * register.
70618f0feeSVikram Kanigiri */
71618f0feeSVikram Kanigiri tzc_dmc500_config_complete();
72618f0feeSVikram Kanigiri
73618f0feeSVikram Kanigiri /*
74618f0feeSVikram Kanigiri * Wait for the flush to complete.
75618f0feeSVikram Kanigiri * TODO: Have a timeout for this loop
76618f0feeSVikram Kanigiri */
77618f0feeSVikram Kanigiri while (tzc_dmc500_verify_complete())
78618f0feeSVikram Kanigiri ;
79618f0feeSVikram Kanigiri }
80