xref: /rk3399_ARM-atf/plat/arm/board/arm_fpga/platform.mk (revision 138ddcbf4d330d13a11576d973513014055f98c1)
1#
2# Copyright (c) 2021-2023, Arm Limited. All rights reserved.
3#
4# SPDX-License-Identifier: BSD-3-Clause
5#
6
7include common/fdt_wrappers.mk
8include lib/libfdt/libfdt.mk
9
10RESET_TO_BL31 := 1
11ifeq (${RESET_TO_BL31}, 0)
12$(error "This is a BL31-only port; RESET_TO_BL31 must be enabled")
13endif
14
15ifeq (${ENABLE_PIE}, 1)
16override SEPARATE_CODE_AND_RODATA := 1
17endif
18
19CTX_INCLUDE_AARCH32_REGS := 0
20ifeq (${CTX_INCLUDE_AARCH32_REGS}, 1)
21$(error "This is an AArch64-only port; CTX_INCLUDE_AARCH32_REGS must be disabled")
22endif
23
24ifeq (${TRUSTED_BOARD_BOOT}, 1)
25$(error "TRUSTED_BOARD_BOOT must be disabled")
26endif
27
28PRELOADED_BL33_BASE := 0x80080000
29
30FPGA_PRELOADED_DTB_BASE := 0x80070000
31$(eval $(call add_define,FPGA_PRELOADED_DTB_BASE))
32
33FPGA_PRELOADED_CMD_LINE := 0x1000
34$(eval $(call add_define,FPGA_PRELOADED_CMD_LINE))
35
36ENABLE_BRBE_FOR_NS		:= 2
37ENABLE_TRBE_FOR_NS		:= 2
38ENABLE_FEAT_AMU			:= 2
39ENABLE_FEAT_AMUv1p1		:= 2
40ENABLE_FEAT_CSV2_2		:= 2
41ENABLE_FEAT_ECV			:= 2
42ENABLE_FEAT_FGT			:= 2
43ENABLE_FEAT_HCX			:= 2
44ENABLE_MPAM_FOR_LOWER_ELS	:= 2
45ENABLE_SYS_REG_TRACE_FOR_NS	:= 2
46ENABLE_TRF_FOR_NS		:= 2
47
48# Treating this as a memory-constrained port for now
49USE_COHERENT_MEM	:=	0
50
51# This can be overridden depending on CPU(s) used in the FPGA image
52HW_ASSISTED_COHERENCY	:=	1
53
54PL011_GENERIC_UART	:=	1
55
56SUPPORT_UNKNOWN_MPID	?=	1
57
58FPGA_CPU_LIBS	:=	lib/cpus/${ARCH}/aem_generic.S
59
60# select a different set of CPU files, depending on whether we compile for
61# hardware assisted coherency cores or not
62ifeq (${HW_ASSISTED_COHERENCY}, 0)
63# Cores used without DSU
64	FPGA_CPU_LIBS	+=	lib/cpus/aarch64/cortex_a35.S	\
65				lib/cpus/aarch64/cortex_a53.S	\
66				lib/cpus/aarch64/cortex_a57.S	\
67				lib/cpus/aarch64/cortex_a72.S	\
68				lib/cpus/aarch64/cortex_a73.S
69else
70# AArch64-only cores
71	FPGA_CPU_LIBS	+=	lib/cpus/aarch64/cortex_a510.S			\
72				lib/cpus/aarch64/cortex_a520.S			\
73				lib/cpus/aarch64/cortex_a715.S			\
74				lib/cpus/aarch64/cortex_a720.S			\
75				lib/cpus/aarch64/cortex_x3.S 			\
76				lib/cpus/aarch64/cortex_x4.S			\
77				lib/cpus/aarch64/neoverse_n_common.S		\
78				lib/cpus/aarch64/neoverse_n1.S			\
79				lib/cpus/aarch64/neoverse_n2.S			\
80				lib/cpus/aarch64/neoverse_v1.S			\
81				lib/cpus/aarch64/cortex_chaberton.S		\
82				lib/cpus/aarch64/cortex_blackhawk.S
83
84# AArch64/AArch32 cores
85	FPGA_CPU_LIBS	+=	lib/cpus/aarch64/cortex_a55.S	\
86				lib/cpus/aarch64/cortex_a75.S
87endif
88
89ifeq (${SUPPORT_UNKNOWN_MPID}, 1)
90# Add support for unknown/invalid MPIDs (aarch64 only)
91$(eval $(call add_define,SUPPORT_UNKNOWN_MPID))
92	FPGA_CPU_LIBS	+=	lib/cpus/aarch64/generic.S
93endif
94
95# Allow detection of GIC-600
96GICV3_SUPPORT_GIC600	:=	1
97
98GIC_ENABLE_V4_EXTN	:=	1
99
100# Include GICv3 driver files
101include drivers/arm/gic/v3/gicv3.mk
102
103FPGA_GIC_SOURCES	:=	${GICV3_SOURCES}			\
104				plat/common/plat_gicv3.c		\
105				plat/arm/board/arm_fpga/fpga_gicv3.c
106
107FDT_SOURCES		:=	fdts/arm_fpga.dts
108
109PLAT_INCLUDES		:=	-Iplat/arm/board/arm_fpga/include
110
111PLAT_BL_COMMON_SOURCES	:=	plat/arm/board/arm_fpga/${ARCH}/fpga_helpers.S
112
113BL31_SOURCES		+=	common/fdt_fixup.c				\
114				drivers/delay_timer/delay_timer.c		\
115				drivers/delay_timer/generic_delay_timer.c	\
116				drivers/arm/pl011/${ARCH}/pl011_console.S	\
117				plat/common/plat_psci_common.c			\
118				plat/arm/board/arm_fpga/fpga_pm.c			\
119				plat/arm/board/arm_fpga/fpga_topology.c		\
120				plat/arm/board/arm_fpga/fpga_console.c		\
121				plat/arm/board/arm_fpga/fpga_bl31_setup.c		\
122				${FPGA_CPU_LIBS}				\
123				${FPGA_GIC_SOURCES}
124
125BL31_SOURCES		+=	${FDT_WRAPPERS_SOURCES}
126
127$(eval $(call MAKE_S,$(BUILD_PLAT),plat/arm/board/arm_fpga/rom_trampoline.S,bl31))
128$(eval $(call MAKE_S,$(BUILD_PLAT),plat/arm/board/arm_fpga/kernel_trampoline.S,bl31))
129$(eval $(call MAKE_LD,$(BUILD_PLAT)/build_axf.ld,plat/arm/board/arm_fpga/build_axf.ld.S,bl31))
130
131bl31.axf: bl31 dtbs ${BUILD_PLAT}/rom_trampoline.o ${BUILD_PLAT}/kernel_trampoline.o ${BUILD_PLAT}/build_axf.ld
132	$(ECHO) "  LD      $@"
133	$(Q)$(LD) -T ${BUILD_PLAT}/build_axf.ld -L ${BUILD_PLAT} --strip-debug -s -n -o ${BUILD_PLAT}/bl31.axf
134
135all: bl31.axf
136