xref: /rk3399_ARM-atf/lib/xlat_tables_v2/xlat_tables_private.h (revision e7b9886c7cbfac488b766b24379249853f78a040)
17bb01fb2SAntonio Nino Diaz /*
29fb8af33SRoberto Vargas  * Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
37bb01fb2SAntonio Nino Diaz  *
482cb2c1aSdp-arm  * SPDX-License-Identifier: BSD-3-Clause
57bb01fb2SAntonio Nino Diaz  */
67bb01fb2SAntonio Nino Diaz 
7*e7b9886cSAntonio Nino Diaz #ifndef XLAT_TABLES_PRIVATE_H
8*e7b9886cSAntonio Nino Diaz #define XLAT_TABLES_PRIVATE_H
97bb01fb2SAntonio Nino Diaz 
107bb01fb2SAntonio Nino Diaz #include <platform_def.h>
118933c34bSSandrine Bailleux #include <xlat_tables_defs.h>
127bb01fb2SAntonio Nino Diaz 
130b64f4efSAntonio Nino Diaz #if PLAT_XLAT_TABLES_DYNAMIC
140b64f4efSAntonio Nino Diaz /*
153a1b7b10SAntonio Nino Diaz  * Private shifts and masks to access fields of an mmap attribute
160b64f4efSAntonio Nino Diaz  */
170b64f4efSAntonio Nino Diaz /* Dynamic or static */
183a1b7b10SAntonio Nino Diaz #define MT_DYN_SHIFT		U(31)
190b64f4efSAntonio Nino Diaz 
200b64f4efSAntonio Nino Diaz /*
210b64f4efSAntonio Nino Diaz  * Memory mapping private attributes
220b64f4efSAntonio Nino Diaz  *
233a1b7b10SAntonio Nino Diaz  * Private attributes not exposed in the public header.
240b64f4efSAntonio Nino Diaz  */
253a1b7b10SAntonio Nino Diaz 
260b64f4efSAntonio Nino Diaz /*
270b64f4efSAntonio Nino Diaz  * Regions mapped before the MMU can't be unmapped dynamically (they are
280b64f4efSAntonio Nino Diaz  * static) and regions mapped with MMU enabled can be unmapped. This
290b64f4efSAntonio Nino Diaz  * behaviour can't be overridden.
300b64f4efSAntonio Nino Diaz  *
310b64f4efSAntonio Nino Diaz  * Static regions can overlap each other, dynamic regions can't.
320b64f4efSAntonio Nino Diaz  */
333a1b7b10SAntonio Nino Diaz #define MT_STATIC	(U(0) << MT_DYN_SHIFT)
343a1b7b10SAntonio Nino Diaz #define MT_DYNAMIC	(U(1) << MT_DYN_SHIFT)
350b64f4efSAntonio Nino Diaz 
36f301da44SSandrine Bailleux #endif /* PLAT_XLAT_TABLES_DYNAMIC */
37f301da44SSandrine Bailleux 
38*e7b9886cSAntonio Nino Diaz extern uint64_t mmu_cfg_params[MMU_CFG_PARAM_MAX];
39*e7b9886cSAntonio Nino Diaz 
400b64f4efSAntonio Nino Diaz /*
41468e2382SAntonio Nino Diaz  * Return the execute-never mask that will prevent instruction fetch at the
42468e2382SAntonio Nino Diaz  * given translation regime.
43468e2382SAntonio Nino Diaz  */
44468e2382SAntonio Nino Diaz uint64_t xlat_arch_regime_get_xn_desc(int xlat_regime);
45468e2382SAntonio Nino Diaz 
46468e2382SAntonio Nino Diaz /*
47b4ae615bSDouglas Raillard  * Invalidate all TLB entries that match the given virtual address. This
48b4ae615bSDouglas Raillard  * operation applies to all PEs in the same Inner Shareable domain as the PE
49b4ae615bSDouglas Raillard  * that executes this function. This functions must be called for every
508d164bc6SAntonio Nino Diaz  * translation table entry that is modified. It only affects the specified
518d164bc6SAntonio Nino Diaz  * translation regime.
52b4ae615bSDouglas Raillard  *
53b4ae615bSDouglas Raillard  * Note, however, that it is architecturally UNDEFINED to invalidate TLB entries
54b4ae615bSDouglas Raillard  * pertaining to a higher exception level, e.g. invalidating EL3 entries from
55b4ae615bSDouglas Raillard  * S-EL1.
560b64f4efSAntonio Nino Diaz  */
578d164bc6SAntonio Nino Diaz void xlat_arch_tlbi_va(uintptr_t va, int xlat_regime);
580b64f4efSAntonio Nino Diaz 
590b64f4efSAntonio Nino Diaz /*
600b64f4efSAntonio Nino Diaz  * This function has to be called at the end of any code that uses the function
610b64f4efSAntonio Nino Diaz  * xlat_arch_tlbi_va().
620b64f4efSAntonio Nino Diaz  */
630b64f4efSAntonio Nino Diaz void xlat_arch_tlbi_va_sync(void);
640b64f4efSAntonio Nino Diaz 
657bb01fb2SAntonio Nino Diaz /* Print VA, PA, size and attributes of all regions in the mmap array. */
66*e7b9886cSAntonio Nino Diaz void xlat_mmap_print(const mmap_region_t *mmap);
677bb01fb2SAntonio Nino Diaz 
687bb01fb2SAntonio Nino Diaz /*
697bb01fb2SAntonio Nino Diaz  * Print the current state of the translation tables by reading them from
707bb01fb2SAntonio Nino Diaz  * memory.
717bb01fb2SAntonio Nino Diaz  */
727bb01fb2SAntonio Nino Diaz void xlat_tables_print(xlat_ctx_t *ctx);
737bb01fb2SAntonio Nino Diaz 
747bb01fb2SAntonio Nino Diaz /*
75fd2299e6SAntonio Nino Diaz  * Returns a block/page table descriptor for the given level and attributes.
76fd2299e6SAntonio Nino Diaz  */
77fd2299e6SAntonio Nino Diaz uint64_t xlat_desc(const xlat_ctx_t *ctx, uint32_t attr,
78*e7b9886cSAntonio Nino Diaz 		   unsigned long long addr_pa, unsigned int level);
79fd2299e6SAntonio Nino Diaz 
80fd2299e6SAntonio Nino Diaz /*
817bb01fb2SAntonio Nino Diaz  * Architecture-specific initialization code.
827bb01fb2SAntonio Nino Diaz  */
837bb01fb2SAntonio Nino Diaz 
84a5640252SAntonio Nino Diaz /* Returns the current Exception Level. The returned EL must be 1 or higher. */
85*e7b9886cSAntonio Nino Diaz unsigned int xlat_arch_current_el(void);
86a5640252SAntonio Nino Diaz 
87a5640252SAntonio Nino Diaz /*
8899f60798SSandrine Bailleux  * Return the maximum physical address supported by the hardware.
8999f60798SSandrine Bailleux  * This value depends on the execution state (AArch32/AArch64).
9099f60798SSandrine Bailleux  */
9199f60798SSandrine Bailleux unsigned long long xlat_arch_get_max_supported_pa(void);
927bb01fb2SAntonio Nino Diaz 
93609c9191SAntonio Nino Diaz /*
94609c9191SAntonio Nino Diaz  * Return 1 if the MMU of the translation regime managed by the given xlat_ctx_t
95609c9191SAntonio Nino Diaz  * is enabled, 0 otherwise.
96609c9191SAntonio Nino Diaz  */
97609c9191SAntonio Nino Diaz int is_mmu_enabled_ctx(const xlat_ctx_t *ctx);
987bb01fb2SAntonio Nino Diaz 
99*e7b9886cSAntonio Nino Diaz #endif /* XLAT_TABLES_PRIVATE_H */
100