1 /* 2 * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved. 3 * 4 * SPDX-License-Identifier: BSD-3-Clause 5 */ 6 7 #ifndef NEOVERSE_N1_H 8 #define NEOVERSE_N1_H 9 10 #include <lib/utils_def.h> 11 12 /* Neoverse N1 MIDR for revision 0 */ 13 #define NEOVERSE_N1_MIDR U(0x410fd0c0) 14 15 /******************************************************************************* 16 * CPU Power Control register specific definitions. 17 ******************************************************************************/ 18 #define NEOVERSE_N1_CPUPWRCTLR_EL1 S3_0_C15_C2_7 19 20 /* Definitions of register field mask in NEOVERSE_N1_CPUPWRCTLR_EL1 */ 21 #define NEOVERSE_N1_CORE_PWRDN_EN_MASK U(0x1) 22 23 #define NEOVERSE_N1_ACTLR_AMEN_BIT (U(1) << 4) 24 25 #define NEOVERSE_N1_AMU_NR_COUNTERS U(5) 26 #define NEOVERSE_N1_AMU_GROUP0_MASK U(0x1f) 27 28 /******************************************************************************* 29 * CPU Extended Control register specific definitions. 30 ******************************************************************************/ 31 #define NEOVERSE_N1_CPUECTLR_EL1 S3_0_C15_C1_4 32 33 #define NEOVERSE_N1_WS_THR_L2_MASK (ULL(3) << 24) 34 35 /******************************************************************************* 36 * CPU Auxiliary Control register specific definitions. 37 ******************************************************************************/ 38 #define NEOVERSE_N1_CPUACTLR_EL1 S3_0_C15_C1_0 39 40 #define NEOVERSE_N1_CPUACTLR_EL1_BIT_6 (ULL(1) << 6) 41 #define NEOVERSE_N1_CPUACTLR_EL1_BIT_13 (ULL(1) << 13) 42 43 #define NEOVERSE_N1_CPUACTLR2_EL1 S3_0_C15_C1_1 44 45 #define NEOVERSE_N1_CPUACTLR2_EL1_BIT_0 (ULL(1) << 0) 46 #define NEOVERSE_N1_CPUACTLR2_EL1_BIT_2 (ULL(1) << 2) 47 #define NEOVERSE_N1_CPUACTLR2_EL1_BIT_11 (ULL(1) << 11) 48 #define NEOVERSE_N1_CPUACTLR2_EL1_BIT_15 (ULL(1) << 15) 49 #define NEOVERSE_N1_CPUACTLR2_EL1_BIT_16 (ULL(1) << 16) 50 #define NEOVERSE_N1_CPUACTLR2_EL1_BIT_59 (ULL(1) << 59) 51 52 #define NEOVERSE_N1_CPUACTLR3_EL1 S3_0_C15_C1_2 53 54 #define NEOVERSE_N1_CPUACTLR3_EL1_BIT_10 (ULL(1) << 10) 55 56 /* Instruction patching registers */ 57 #define CPUPSELR_EL3 S3_6_C15_C8_0 58 #define CPUPCR_EL3 S3_6_C15_C8_1 59 #define CPUPOR_EL3 S3_6_C15_C8_2 60 #define CPUPMR_EL3 S3_6_C15_C8_3 61 62 #endif /* NEOVERSE_N1_H */ 63