1 /* 2 * Copyright (c) 2014, ARM Limited and Contributors. All rights reserved. 3 * 4 * Redistribution and use in source and binary forms, with or without 5 * modification, are permitted provided that the following conditions are met: 6 * 7 * Redistributions of source code must retain the above copyright notice, this 8 * list of conditions and the following disclaimer. 9 * 10 * Redistributions in binary form must reproduce the above copyright notice, 11 * this list of conditions and the following disclaimer in the documentation 12 * and/or other materials provided with the distribution. 13 * 14 * Neither the name of ARM nor the names of its contributors may be used 15 * to endorse or promote products derived from this software without specific 16 * prior written permission. 17 * 18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 28 * POSSIBILITY OF SUCH DAMAGE. 29 */ 30 31 #ifndef __CORTEX_A53_H__ 32 #define __CORTEX_A53_H__ 33 34 /* Cortex-A53 midr for revision 0 */ 35 #define CORTEX_A53_MIDR 0x410FD030 36 37 /******************************************************************************* 38 * CPU Extended Control register specific definitions. 39 ******************************************************************************/ 40 #define CPUECTLR_EL1 S3_1_C15_C2_1 /* Instruction def. */ 41 42 #define CPUECTLR_SMP_BIT (1 << 6) 43 44 /******************************************************************************* 45 * CPU Auxiliary Control register specific definitions. 46 ******************************************************************************/ 47 #define CPUACTLR_EL1 S3_1_C15_C2_0 /* Instruction def. */ 48 49 #define CPUACTLR_DTAH (1 << 24) 50 51 /******************************************************************************* 52 * L2 Auxiliary Control register specific definitions. 53 ******************************************************************************/ 54 #define L2ACTLR_EL1 S3_1_C15_C0_0 /* Instruction def. */ 55 56 #define L2ACTLR_ENABLE_UNIQUECLEAN (1 << 14) 57 #define L2ACTLR_DISABLE_CLEAN_PUSH (1 << 3) 58 59 #endif /* __CORTEX_A53_H__ */ 60