xref: /rk3399_ARM-atf/docs/plat/npcm845x.rst (revision b74a193852979fcc3dffabbe3153d0f069514400)
1*edcece15Srutigl@gmail.comNuvoton NPCM845X
2*edcece15Srutigl@gmail.com================
3*edcece15Srutigl@gmail.com
4*edcece15Srutigl@gmail.comNuvoton NPCM845X is the Nuvoton Arbel NPCM8XX Board Management controller (BMC) SoC.
5*edcece15Srutigl@gmail.com
6*edcece15Srutigl@gmail.comThe Nuvoton Arbel NPCM845X SoC is a fourth-generation BMC.
7*edcece15Srutigl@gmail.comThe NPCM845X computing subsystem comprises a quadcore Arm Cortex-A35 CPU.
8*edcece15Srutigl@gmail.com
9*edcece15Srutigl@gmail.comThis SoC includes secured components, i.e., bootblock stored in ROM,
10*edcece15Srutigl@gmail.comu-boot, OPTEE-OS, trusted-firmware-a and Linux.
11*edcece15Srutigl@gmail.comEvery stage is measured and validated by the bootblock.
12*edcece15Srutigl@gmail.comThis SoC was tested on the Arbel NPCM845X evaluation board.
13*edcece15Srutigl@gmail.com
14*edcece15Srutigl@gmail.com
15*edcece15Srutigl@gmail.comHow to Build
16*edcece15Srutigl@gmail.com------------
17*edcece15Srutigl@gmail.com
18*edcece15Srutigl@gmail.com.. code:: shell
19*edcece15Srutigl@gmail.com
20*edcece15Srutigl@gmail.com    make CROSS_COMPILE=aarch64-none-elf- PLAT=npcm845x all SPD=opteed
21*edcece15Srutigl@gmail.com
22