xref: /rk3399_ARM-atf/bl32/sp_min/sp_min.mk (revision 187a61761ef5d59bed0c94cca725bd6f116f64d0)
1c11ba852SSoby Mathew#
2*187a6176SJohn Powell# Copyright (c) 2016-2022, Arm Limited and Contributors. All rights reserved.
3c11ba852SSoby Mathew#
482cb2c1aSdp-arm# SPDX-License-Identifier: BSD-3-Clause
5c11ba852SSoby Mathew#
6c11ba852SSoby Mathew
7c11ba852SSoby Mathewifneq (${ARCH}, aarch32)
8c11ba852SSoby Mathew	$(error SP_MIN is only supported on AArch32 platforms)
9c11ba852SSoby Mathewendif
10c11ba852SSoby Mathew
119b43d098SChris Kayinclude lib/extensions/amu/amu.mk
12c11ba852SSoby Mathewinclude lib/psci/psci_lib.mk
13c11ba852SSoby Mathew
14c11ba852SSoby MathewINCLUDES		+=	-Iinclude/bl32/sp_min
15c11ba852SSoby Mathew
16c11ba852SSoby MathewBL32_SOURCES		+=	bl32/sp_min/sp_min_main.c		\
17c11ba852SSoby Mathew				bl32/sp_min/aarch32/entrypoint.S	\
18c11ba852SSoby Mathew				common/runtime_svc.c			\
190ed8c001SSoby Mathew				plat/common/aarch32/plat_sp_min_common.c\
20c11ba852SSoby Mathew				services/std_svc/std_svc_setup.c	\
21c11ba852SSoby Mathew				${PSCI_LIB_SOURCES}
22c11ba852SSoby Mathew
230063dd17SJavier Almansa Sobrinoifeq (${DISABLE_MTPMU},1)
240063dd17SJavier Almansa SobrinoBL32_SOURCES		+=	lib/extensions/mtpmu/aarch32/mtpmu.S
250063dd17SJavier Almansa Sobrinoendif
260063dd17SJavier Almansa Sobrino
27c11ba852SSoby Mathewifeq (${ENABLE_PMF}, 1)
28c11ba852SSoby MathewBL32_SOURCES		+=	lib/pmf/pmf_main.c
29c11ba852SSoby Mathewendif
30c11ba852SSoby Mathew
31ef69e1eaSDimitris Papastamosifeq (${ENABLE_AMU},1)
329b43d098SChris KayBL32_SOURCES		+=	${AMU_SOURCES}
33ef69e1eaSDimitris Papastamosendif
34ef69e1eaSDimitris Papastamos
357343505dSDimitris Papastamosifeq (${WORKAROUND_CVE_2017_5715},1)
362c3a1078SDimitris PapastamosBL32_SOURCES		+=	bl32/sp_min/wa_cve_2017_5715_bpiall.S	\
372c3a1078SDimitris Papastamos				bl32/sp_min/wa_cve_2017_5715_icache_inv.S
38*187a6176SJohn Powellelse
39*187a6176SJohn Powellifeq (${WORKAROUND_CVE_2022_23960},1)
40*187a6176SJohn PowellBL32_SOURCES		+=	bl32/sp_min/wa_cve_2017_5715_icache_inv.S
41*187a6176SJohn Powellendif
427343505dSDimitris Papastamosendif
437343505dSDimitris Papastamos
440e14948eSAndre Przywaraifeq (${TRNG_SUPPORT},1)
450e14948eSAndre PrzywaraBL32_SOURCES		+=	services/std_svc/trng/trng_main.c	\
460e14948eSAndre Przywara				services/std_svc/trng/trng_entropy_pool.c
470e14948eSAndre Przywaraendif
480e14948eSAndre Przywara
49d4582d30SManish V Badarkheifeq (${ENABLE_SYS_REG_TRACE_FOR_NS},1)
50d4582d30SManish V BadarkheBL32_SOURCES		+=	lib/extensions/sys_reg_trace/aarch32/sys_reg_trace.c
51d4582d30SManish V Badarkheendif
52d4582d30SManish V Badarkhe
538fcd3d96SManish V Badarkheifeq (${ENABLE_TRF_FOR_NS},1)
548fcd3d96SManish V BadarkheBL32_SOURCES		+=	lib/extensions/trf/aarch32/trf.c
558fcd3d96SManish V Badarkheendif
568fcd3d96SManish V Badarkhe
57c11ba852SSoby MathewBL32_LINKERFILE	:=	bl32/sp_min/sp_min.ld.S
58c11ba852SSoby Mathew
59c11ba852SSoby Mathew# Include the platform-specific SP_MIN Makefile
60c11ba852SSoby Mathew# If no platform-specific SP_MIN Makefile exists, it means SP_MIN is not supported
61c11ba852SSoby Mathew# on this platform.
62c11ba852SSoby MathewSP_MIN_PLAT_MAKEFILE := $(wildcard ${PLAT_DIR}/sp_min/sp_min-${PLAT}.mk)
63c11ba852SSoby Mathewifeq (,${SP_MIN_PLAT_MAKEFILE})
64c11ba852SSoby Mathew  $(error SP_MIN is not supported on platform ${PLAT})
65c11ba852SSoby Mathewelse
66c11ba852SSoby Mathew  include ${SP_MIN_PLAT_MAKEFILE}
67c11ba852SSoby Mathewendif
68c11ba852SSoby Mathew
69d9915518SYatharth KocharRESET_TO_SP_MIN	:= 0
70c11ba852SSoby Mathew$(eval $(call add_define,RESET_TO_SP_MIN))
71c11ba852SSoby Mathew$(eval $(call assert_boolean,RESET_TO_SP_MIN))
7271816096SEtienne Carriere
7371816096SEtienne Carriere# Flag to allow SP_MIN to handle FIQ interrupts in monitor mode. The platform
7471816096SEtienne Carriere# port is free to override this value. It is default disabled.
7571816096SEtienne CarriereSP_MIN_WITH_SECURE_FIQ 	?= 0
7671816096SEtienne Carriere$(eval $(call add_define,SP_MIN_WITH_SECURE_FIQ))
7771816096SEtienne Carriere$(eval $(call assert_boolean,SP_MIN_WITH_SECURE_FIQ))
78