xref: /optee_os/core/arch/arm/dts/stm32mp157c-dk2-scmi.dts (revision 41115447f680b4c1c1e53fe9ba826f73b687474a)
136f1fd6dSEtienne Carriere// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
236f1fd6dSEtienne Carriere/*
3*41115447SGatien Chevallier * Copyright (C) STMicroelectronics 2023-2024
436f1fd6dSEtienne Carriere */
536f1fd6dSEtienne Carriere
636f1fd6dSEtienne Carriere/dts-v1/;
736f1fd6dSEtienne Carriere
836f1fd6dSEtienne Carriere#include "stm32mp157c-dk2.dts"
936f1fd6dSEtienne Carriere
1036f1fd6dSEtienne Carriere/ {
1136f1fd6dSEtienne Carriere	model = "STMicroelectronics STM32MP157C-DK2 SCMI Discovery Board";
1236f1fd6dSEtienne Carriere	compatible = "st,stm32mp157c-dk2-scmi", "st,stm32mp157";
1336f1fd6dSEtienne Carriere};
1436f1fd6dSEtienne Carriere
15*41115447SGatien Chevallier&etzpc {
16*41115447SGatien Chevallier	st,decprot =
17*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_USART1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
18*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_SPI6_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
19*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_I2C4_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
20*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_I2C6_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
21*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_RNG1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
22*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_HASH1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
23*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_CRYP1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)>,
24*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_DDRCTRL_ID, DECPROT_NS_R_S_W, DECPROT_LOCK)>,
25*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_DDRPHYC_ID, DECPROT_NS_R_S_W, DECPROT_LOCK)>,
26*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_STGENC_ID, DECPROT_S_RW, DECPROT_LOCK)>,
27*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_BKPSRAM_ID, DECPROT_S_RW, DECPROT_LOCK)>,
28*41115447SGatien Chevallier		<DECPROT(STM32MP1_ETZPC_IWDG1_ID, DECPROT_S_RW, DECPROT_LOCK)>;
29*41115447SGatien Chevallier};
30*41115447SGatien Chevallier
3136f1fd6dSEtienne Carriere&rcc {
3236f1fd6dSEtienne Carriere	compatible = "st,stm32mp1-rcc-secure";
3336f1fd6dSEtienne Carriere	status = "okay";
3436f1fd6dSEtienne Carriere};
35