xref: /OK3568_Linux_fs/u-boot/board/freescale/ls1043ardb/README (revision 4882a59341e53eb6f0b4789bf948001014eff981)
1*4882a593SmuzhiyunOverview
2*4882a593Smuzhiyun--------
3*4882a593SmuzhiyunThe LS1043A Reference Design Board (RDB) is a high-performance computing,
4*4882a593Smuzhiyunevaluation, and development platform that supports the QorIQ LS1043A
5*4882a593SmuzhiyunLayerScape Architecture processor. The LS1043ARDB provides SW development
6*4882a593Smuzhiyunplatform for the Freescale LS1043A processor series, with a complete
7*4882a593Smuzhiyundebugging environment. The LS1043A RDB is lead-free and RoHS-compliant.
8*4882a593Smuzhiyun
9*4882a593SmuzhiyunLS1043A SoC Overview
10*4882a593Smuzhiyun--------------------
11*4882a593SmuzhiyunPlease refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1043A
12*4882a593SmuzhiyunSoC overview.
13*4882a593Smuzhiyun
14*4882a593Smuzhiyun LS1043ARDB board Overview
15*4882a593Smuzhiyun -----------------------
16*4882a593Smuzhiyun - SERDES Connections, 4 lanes supporting:
17*4882a593Smuzhiyun      - PCI Express 2.0 with two PCIe connectors supporting: miniPCIe card and
18*4882a593Smuzhiyun        standard PCIe card
19*4882a593Smuzhiyun      - QSGMII with x4 RJ45 connector
20*4882a593Smuzhiyun      - XFI with x1 RJ45 connector
21*4882a593Smuzhiyun - DDR Controller
22*4882a593Smuzhiyun     - 2GB 32bits DDR4 SDRAM. Support rates of up to 1600MT/s
23*4882a593Smuzhiyun -IFC/Local Bus
24*4882a593Smuzhiyun    - One 128MB NOR flash 16-bit data bus
25*4882a593Smuzhiyun    - One 512 MB NAND flash with ECC support
26*4882a593Smuzhiyun    - CPLD connection
27*4882a593Smuzhiyun - USB 3.0
28*4882a593Smuzhiyun    - Two super speed USB 3.0 Type A ports
29*4882a593Smuzhiyun - SDHC: connects directly to a full SD/MMC slot
30*4882a593Smuzhiyun - DSPI: 16 MB high-speed flash Memory for boot code and storage (up to 108MHz)
31*4882a593Smuzhiyun - 4 I2C controllers
32*4882a593Smuzhiyun - UART
33*4882a593Smuzhiyun   - Two 4-pin serial ports at up to 115.2 Kbit/s
34*4882a593Smuzhiyun   - Two DB9 D-Type connectors supporting one Serial port each
35*4882a593Smuzhiyun - ARM JTAG support
36*4882a593Smuzhiyun
37*4882a593SmuzhiyunMemory map from core's view
38*4882a593Smuzhiyun----------------------------
39*4882a593SmuzhiyunStart Address	End Address	Description		Size
40*4882a593Smuzhiyun0x00_0000_0000	0x00_000F_FFFF	Secure Boot ROM		1MB
41*4882a593Smuzhiyun0x00_0100_0000	0x00_0FFF_FFFF	CCSRBAR			240MB
42*4882a593Smuzhiyun0x00_1000_0000	0x00_1000_FFFF	OCRAM0			64KB
43*4882a593Smuzhiyun0x00_1001_0000	0x00_1001_FFFF	OCRAM1			64KB
44*4882a593Smuzhiyun0x00_2000_0000	0x00_20FF_FFFF	DCSR			16MB
45*4882a593Smuzhiyun0x00_6000_0000	0x00_67FF_FFFF	IFC - NOR Flash		128MB
46*4882a593Smuzhiyun0x00_7E80_0000	0x00_7E80_FFFF	IFC - NAND Flash	64KB
47*4882a593Smuzhiyun0x00_7FB0_0000	0x00_7FB0_0FFF	IFC - FPGA		4KB
48*4882a593Smuzhiyun0x00_8000_0000	0x00_FFFF_FFFF	DRAM1			2GB
49*4882a593Smuzhiyun
50*4882a593SmuzhiyunBooting Options
51*4882a593Smuzhiyun---------------
52*4882a593Smuzhiyuna) NOR boot
53*4882a593Smuzhiyunb) NAND boot
54*4882a593Smuzhiyunc) SD boot
55