1*4882a593Smuzhiyun /*
2*4882a593Smuzhiyun * linux/include/asm-arm/io.h
3*4882a593Smuzhiyun *
4*4882a593Smuzhiyun * Copyright (C) 1996-2000 Russell King
5*4882a593Smuzhiyun *
6*4882a593Smuzhiyun * This program is free software; you can redistribute it and/or modify
7*4882a593Smuzhiyun * it under the terms of the GNU General Public License version 2 as
8*4882a593Smuzhiyun * published by the Free Software Foundation.
9*4882a593Smuzhiyun *
10*4882a593Smuzhiyun * Modifications:
11*4882a593Smuzhiyun * 16-Sep-1996 RMK Inlined the inx/outx functions & optimised for both
12*4882a593Smuzhiyun * constant addresses and variable addresses.
13*4882a593Smuzhiyun * 04-Dec-1997 RMK Moved a lot of this stuff to the new architecture
14*4882a593Smuzhiyun * specific IO header files.
15*4882a593Smuzhiyun * 27-Mar-1999 PJB Second parameter of memcpy_toio is const..
16*4882a593Smuzhiyun * 04-Apr-1999 PJB Added check_signature.
17*4882a593Smuzhiyun * 12-Dec-1999 RMK More cleanups
18*4882a593Smuzhiyun * 18-Jun-2000 RMK Removed virt_to_* and friends definitions
19*4882a593Smuzhiyun */
20*4882a593Smuzhiyun #ifndef __ASM_ARM_IO_H
21*4882a593Smuzhiyun #define __ASM_ARM_IO_H
22*4882a593Smuzhiyun
23*4882a593Smuzhiyun #ifdef __KERNEL__
24*4882a593Smuzhiyun
25*4882a593Smuzhiyun #include <linux/types.h>
26*4882a593Smuzhiyun #include <asm/byteorder.h>
27*4882a593Smuzhiyun #include <asm/memory.h>
28*4882a593Smuzhiyun #include <asm/barriers.h>
29*4882a593Smuzhiyun #if 0 /* XXX###XXX */
30*4882a593Smuzhiyun #include <asm/arch/hardware.h>
31*4882a593Smuzhiyun #endif /* XXX###XXX */
32*4882a593Smuzhiyun
sync(void)33*4882a593Smuzhiyun static inline void sync(void)
34*4882a593Smuzhiyun {
35*4882a593Smuzhiyun }
36*4882a593Smuzhiyun
37*4882a593Smuzhiyun /*
38*4882a593Smuzhiyun * Generic virtual read/write. Note that we don't support half-word
39*4882a593Smuzhiyun * read/writes. We define __arch_*[bl] here, and leave __arch_*w
40*4882a593Smuzhiyun * to the architecture specific code.
41*4882a593Smuzhiyun */
42*4882a593Smuzhiyun #define __arch_getb(a) (*(volatile unsigned char *)(a))
43*4882a593Smuzhiyun #define __arch_getw(a) (*(volatile unsigned short *)(a))
44*4882a593Smuzhiyun #define __arch_getl(a) (*(volatile unsigned int *)(a))
45*4882a593Smuzhiyun #define __arch_getq(a) (*(volatile unsigned long long *)(a))
46*4882a593Smuzhiyun
47*4882a593Smuzhiyun #define __arch_putb(v,a) (*(volatile unsigned char *)(a) = (v))
48*4882a593Smuzhiyun #define __arch_putw(v,a) (*(volatile unsigned short *)(a) = (v))
49*4882a593Smuzhiyun #define __arch_putl(v,a) (*(volatile unsigned int *)(a) = (v))
50*4882a593Smuzhiyun #define __arch_putq(v,a) (*(volatile unsigned long long *)(a) = (v))
51*4882a593Smuzhiyun
__raw_writesb(unsigned long addr,const void * data,int bytelen)52*4882a593Smuzhiyun static inline void __raw_writesb(unsigned long addr, const void *data,
53*4882a593Smuzhiyun int bytelen)
54*4882a593Smuzhiyun {
55*4882a593Smuzhiyun uint8_t *buf = (uint8_t *)data;
56*4882a593Smuzhiyun while(bytelen--)
57*4882a593Smuzhiyun __arch_putb(*buf++, addr);
58*4882a593Smuzhiyun }
59*4882a593Smuzhiyun
__raw_writesw(unsigned long addr,const void * data,int wordlen)60*4882a593Smuzhiyun static inline void __raw_writesw(unsigned long addr, const void *data,
61*4882a593Smuzhiyun int wordlen)
62*4882a593Smuzhiyun {
63*4882a593Smuzhiyun uint16_t *buf = (uint16_t *)data;
64*4882a593Smuzhiyun while(wordlen--)
65*4882a593Smuzhiyun __arch_putw(*buf++, addr);
66*4882a593Smuzhiyun }
67*4882a593Smuzhiyun
__raw_writesl(unsigned long addr,const void * data,int longlen)68*4882a593Smuzhiyun static inline void __raw_writesl(unsigned long addr, const void *data,
69*4882a593Smuzhiyun int longlen)
70*4882a593Smuzhiyun {
71*4882a593Smuzhiyun uint32_t *buf = (uint32_t *)data;
72*4882a593Smuzhiyun while(longlen--)
73*4882a593Smuzhiyun __arch_putl(*buf++, addr);
74*4882a593Smuzhiyun }
75*4882a593Smuzhiyun
__raw_readsb(unsigned long addr,void * data,int bytelen)76*4882a593Smuzhiyun static inline void __raw_readsb(unsigned long addr, void *data, int bytelen)
77*4882a593Smuzhiyun {
78*4882a593Smuzhiyun uint8_t *buf = (uint8_t *)data;
79*4882a593Smuzhiyun while(bytelen--)
80*4882a593Smuzhiyun *buf++ = __arch_getb(addr);
81*4882a593Smuzhiyun }
82*4882a593Smuzhiyun
__raw_readsw(unsigned long addr,void * data,int wordlen)83*4882a593Smuzhiyun static inline void __raw_readsw(unsigned long addr, void *data, int wordlen)
84*4882a593Smuzhiyun {
85*4882a593Smuzhiyun uint16_t *buf = (uint16_t *)data;
86*4882a593Smuzhiyun while(wordlen--)
87*4882a593Smuzhiyun *buf++ = __arch_getw(addr);
88*4882a593Smuzhiyun }
89*4882a593Smuzhiyun
__raw_readsl(unsigned long addr,void * data,int longlen)90*4882a593Smuzhiyun static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
91*4882a593Smuzhiyun {
92*4882a593Smuzhiyun uint32_t *buf = (uint32_t *)data;
93*4882a593Smuzhiyun while(longlen--)
94*4882a593Smuzhiyun *buf++ = __arch_getl(addr);
95*4882a593Smuzhiyun }
96*4882a593Smuzhiyun
97*4882a593Smuzhiyun #define __raw_writeb(v,a) __arch_putb(v,a)
98*4882a593Smuzhiyun #define __raw_writew(v,a) __arch_putw(v,a)
99*4882a593Smuzhiyun #define __raw_writel(v,a) __arch_putl(v,a)
100*4882a593Smuzhiyun #define __raw_writeq(v,a) __arch_putq(v,a)
101*4882a593Smuzhiyun
102*4882a593Smuzhiyun #define __raw_readb(a) __arch_getb(a)
103*4882a593Smuzhiyun #define __raw_readw(a) __arch_getw(a)
104*4882a593Smuzhiyun #define __raw_readl(a) __arch_getl(a)
105*4882a593Smuzhiyun #define __raw_readq(a) __arch_getq(a)
106*4882a593Smuzhiyun
107*4882a593Smuzhiyun /*
108*4882a593Smuzhiyun * TODO: The kernel offers some more advanced versions of barriers, it might
109*4882a593Smuzhiyun * have some advantages to use them instead of the simple one here.
110*4882a593Smuzhiyun */
111*4882a593Smuzhiyun #define mb() dsb()
112*4882a593Smuzhiyun #define __iormb() dmb()
113*4882a593Smuzhiyun #define __iowmb() dmb()
114*4882a593Smuzhiyun
115*4882a593Smuzhiyun #define writeb(v,c) ({ u8 __v = v; __iowmb(); __arch_putb(__v,c); __v; })
116*4882a593Smuzhiyun #define writew(v,c) ({ u16 __v = v; __iowmb(); __arch_putw(__v,c); __v; })
117*4882a593Smuzhiyun #define writel(v,c) ({ u32 __v = v; __iowmb(); __arch_putl(__v,c); __v; })
118*4882a593Smuzhiyun #define writeq(v,c) ({ u64 __v = v; __iowmb(); __arch_putq(__v,c); __v; })
119*4882a593Smuzhiyun
120*4882a593Smuzhiyun #define readb(c) ({ u8 __v = __arch_getb(c); __iormb(); __v; })
121*4882a593Smuzhiyun #define readw(c) ({ u16 __v = __arch_getw(c); __iormb(); __v; })
122*4882a593Smuzhiyun #define readl(c) ({ u32 __v = __arch_getl(c); __iormb(); __v; })
123*4882a593Smuzhiyun #define readq(c) ({ u64 __v = __arch_getq(c); __iormb(); __v; })
124*4882a593Smuzhiyun
125*4882a593Smuzhiyun /*
126*4882a593Smuzhiyun * The compiler seems to be incapable of optimising constants
127*4882a593Smuzhiyun * properly. Spell it out to the compiler in some cases.
128*4882a593Smuzhiyun * These are only valid for small values of "off" (< 1<<12)
129*4882a593Smuzhiyun */
130*4882a593Smuzhiyun #define __raw_base_writeb(val,base,off) __arch_base_putb(val,base,off)
131*4882a593Smuzhiyun #define __raw_base_writew(val,base,off) __arch_base_putw(val,base,off)
132*4882a593Smuzhiyun #define __raw_base_writel(val,base,off) __arch_base_putl(val,base,off)
133*4882a593Smuzhiyun
134*4882a593Smuzhiyun #define __raw_base_readb(base,off) __arch_base_getb(base,off)
135*4882a593Smuzhiyun #define __raw_base_readw(base,off) __arch_base_getw(base,off)
136*4882a593Smuzhiyun #define __raw_base_readl(base,off) __arch_base_getl(base,off)
137*4882a593Smuzhiyun
138*4882a593Smuzhiyun /*
139*4882a593Smuzhiyun * Clear and set bits in one shot. These macros can be used to clear and
140*4882a593Smuzhiyun * set multiple bits in a register using a single call. These macros can
141*4882a593Smuzhiyun * also be used to set a multiple-bit bit pattern using a mask, by
142*4882a593Smuzhiyun * specifying the mask in the 'clear' parameter and the new bit pattern
143*4882a593Smuzhiyun * in the 'set' parameter.
144*4882a593Smuzhiyun */
145*4882a593Smuzhiyun
146*4882a593Smuzhiyun #define out_arch(type,endian,a,v) __raw_write##type(cpu_to_##endian(v),a)
147*4882a593Smuzhiyun #define in_arch(type,endian,a) endian##_to_cpu(__raw_read##type(a))
148*4882a593Smuzhiyun
149*4882a593Smuzhiyun #define out_le64(a,v) out_arch(q,le64,a,v)
150*4882a593Smuzhiyun #define out_le32(a,v) out_arch(l,le32,a,v)
151*4882a593Smuzhiyun #define out_le16(a,v) out_arch(w,le16,a,v)
152*4882a593Smuzhiyun
153*4882a593Smuzhiyun #define in_le64(a) in_arch(q,le64,a)
154*4882a593Smuzhiyun #define in_le32(a) in_arch(l,le32,a)
155*4882a593Smuzhiyun #define in_le16(a) in_arch(w,le16,a)
156*4882a593Smuzhiyun
157*4882a593Smuzhiyun #define out_be32(a,v) out_arch(l,be32,a,v)
158*4882a593Smuzhiyun #define out_be16(a,v) out_arch(w,be16,a,v)
159*4882a593Smuzhiyun
160*4882a593Smuzhiyun #define in_be32(a) in_arch(l,be32,a)
161*4882a593Smuzhiyun #define in_be16(a) in_arch(w,be16,a)
162*4882a593Smuzhiyun
163*4882a593Smuzhiyun #define out_8(a,v) __raw_writeb(v,a)
164*4882a593Smuzhiyun #define in_8(a) __raw_readb(a)
165*4882a593Smuzhiyun
166*4882a593Smuzhiyun #define clrbits(type, addr, clear) \
167*4882a593Smuzhiyun out_##type((addr), in_##type(addr) & ~(clear))
168*4882a593Smuzhiyun
169*4882a593Smuzhiyun #define setbits(type, addr, set) \
170*4882a593Smuzhiyun out_##type((addr), in_##type(addr) | (set))
171*4882a593Smuzhiyun
172*4882a593Smuzhiyun #define clrsetbits(type, addr, clear, set) \
173*4882a593Smuzhiyun out_##type((addr), (in_##type(addr) & ~(clear)) | (set))
174*4882a593Smuzhiyun
175*4882a593Smuzhiyun #define clrbits_be32(addr, clear) clrbits(be32, addr, clear)
176*4882a593Smuzhiyun #define setbits_be32(addr, set) setbits(be32, addr, set)
177*4882a593Smuzhiyun #define clrsetbits_be32(addr, clear, set) clrsetbits(be32, addr, clear, set)
178*4882a593Smuzhiyun
179*4882a593Smuzhiyun #define clrbits_le32(addr, clear) clrbits(le32, addr, clear)
180*4882a593Smuzhiyun #define setbits_le32(addr, set) setbits(le32, addr, set)
181*4882a593Smuzhiyun #define clrsetbits_le32(addr, clear, set) clrsetbits(le32, addr, clear, set)
182*4882a593Smuzhiyun
183*4882a593Smuzhiyun #define clrbits_be16(addr, clear) clrbits(be16, addr, clear)
184*4882a593Smuzhiyun #define setbits_be16(addr, set) setbits(be16, addr, set)
185*4882a593Smuzhiyun #define clrsetbits_be16(addr, clear, set) clrsetbits(be16, addr, clear, set)
186*4882a593Smuzhiyun
187*4882a593Smuzhiyun #define clrbits_le16(addr, clear) clrbits(le16, addr, clear)
188*4882a593Smuzhiyun #define setbits_le16(addr, set) setbits(le16, addr, set)
189*4882a593Smuzhiyun #define clrsetbits_le16(addr, clear, set) clrsetbits(le16, addr, clear, set)
190*4882a593Smuzhiyun
191*4882a593Smuzhiyun #define clrbits_8(addr, clear) clrbits(8, addr, clear)
192*4882a593Smuzhiyun #define setbits_8(addr, set) setbits(8, addr, set)
193*4882a593Smuzhiyun #define clrsetbits_8(addr, clear, set) clrsetbits(8, addr, clear, set)
194*4882a593Smuzhiyun
195*4882a593Smuzhiyun /*
196*4882a593Smuzhiyun * Now, pick up the machine-defined IO definitions
197*4882a593Smuzhiyun */
198*4882a593Smuzhiyun #if 0 /* XXX###XXX */
199*4882a593Smuzhiyun #include <asm/arch/io.h>
200*4882a593Smuzhiyun #endif /* XXX###XXX */
201*4882a593Smuzhiyun
202*4882a593Smuzhiyun /*
203*4882a593Smuzhiyun * IO port access primitives
204*4882a593Smuzhiyun * -------------------------
205*4882a593Smuzhiyun *
206*4882a593Smuzhiyun * The ARM doesn't have special IO access instructions; all IO is memory
207*4882a593Smuzhiyun * mapped. Note that these are defined to perform little endian accesses
208*4882a593Smuzhiyun * only. Their primary purpose is to access PCI and ISA peripherals.
209*4882a593Smuzhiyun *
210*4882a593Smuzhiyun * Note that for a big endian machine, this implies that the following
211*4882a593Smuzhiyun * big endian mode connectivity is in place, as described by numerous
212*4882a593Smuzhiyun * ARM documents:
213*4882a593Smuzhiyun *
214*4882a593Smuzhiyun * PCI: D0-D7 D8-D15 D16-D23 D24-D31
215*4882a593Smuzhiyun * ARM: D24-D31 D16-D23 D8-D15 D0-D7
216*4882a593Smuzhiyun *
217*4882a593Smuzhiyun * The machine specific io.h include defines __io to translate an "IO"
218*4882a593Smuzhiyun * address to a memory address.
219*4882a593Smuzhiyun *
220*4882a593Smuzhiyun * Note that we prevent GCC re-ordering or caching values in expressions
221*4882a593Smuzhiyun * by introducing sequence points into the in*() definitions. Note that
222*4882a593Smuzhiyun * __raw_* do not guarantee this behaviour.
223*4882a593Smuzhiyun *
224*4882a593Smuzhiyun * The {in,out}[bwl] macros are for emulating x86-style PCI/ISA IO space.
225*4882a593Smuzhiyun */
226*4882a593Smuzhiyun #ifdef __io
227*4882a593Smuzhiyun #define outb(v,p) __raw_writeb(v,__io(p))
228*4882a593Smuzhiyun #define outw(v,p) __raw_writew(cpu_to_le16(v),__io(p))
229*4882a593Smuzhiyun #define outl(v,p) __raw_writel(cpu_to_le32(v),__io(p))
230*4882a593Smuzhiyun
231*4882a593Smuzhiyun #define inb(p) ({ unsigned int __v = __raw_readb(__io(p)); __v; })
232*4882a593Smuzhiyun #define inw(p) ({ unsigned int __v = le16_to_cpu(__raw_readw(__io(p))); __v; })
233*4882a593Smuzhiyun #define inl(p) ({ unsigned int __v = le32_to_cpu(__raw_readl(__io(p))); __v; })
234*4882a593Smuzhiyun
235*4882a593Smuzhiyun #define outsb(p,d,l) __raw_writesb(__io(p),d,l)
236*4882a593Smuzhiyun #define outsw(p,d,l) __raw_writesw(__io(p),d,l)
237*4882a593Smuzhiyun #define outsl(p,d,l) __raw_writesl(__io(p),d,l)
238*4882a593Smuzhiyun
239*4882a593Smuzhiyun #define insb(p,d,l) __raw_readsb(__io(p),d,l)
240*4882a593Smuzhiyun #define insw(p,d,l) __raw_readsw(__io(p),d,l)
241*4882a593Smuzhiyun #define insl(p,d,l) __raw_readsl(__io(p),d,l)
242*4882a593Smuzhiyun #endif
243*4882a593Smuzhiyun
244*4882a593Smuzhiyun #define outb_p(val,port) outb((val),(port))
245*4882a593Smuzhiyun #define outw_p(val,port) outw((val),(port))
246*4882a593Smuzhiyun #define outl_p(val,port) outl((val),(port))
247*4882a593Smuzhiyun #define inb_p(port) inb((port))
248*4882a593Smuzhiyun #define inw_p(port) inw((port))
249*4882a593Smuzhiyun #define inl_p(port) inl((port))
250*4882a593Smuzhiyun
251*4882a593Smuzhiyun #define outsb_p(port,from,len) outsb(port,from,len)
252*4882a593Smuzhiyun #define outsw_p(port,from,len) outsw(port,from,len)
253*4882a593Smuzhiyun #define outsl_p(port,from,len) outsl(port,from,len)
254*4882a593Smuzhiyun #define insb_p(port,to,len) insb(port,to,len)
255*4882a593Smuzhiyun #define insw_p(port,to,len) insw(port,to,len)
256*4882a593Smuzhiyun #define insl_p(port,to,len) insl(port,to,len)
257*4882a593Smuzhiyun
258*4882a593Smuzhiyun #define writesl(a, d, s) __raw_writesl((unsigned long)a, d, s)
259*4882a593Smuzhiyun #define readsl(a, d, s) __raw_readsl((unsigned long)a, d, s)
260*4882a593Smuzhiyun #define writesw(a, d, s) __raw_writesw((unsigned long)a, d, s)
261*4882a593Smuzhiyun #define readsw(a, d, s) __raw_readsw((unsigned long)a, d, s)
262*4882a593Smuzhiyun #define writesb(a, d, s) __raw_writesb((unsigned long)a, d, s)
263*4882a593Smuzhiyun #define readsb(a, d, s) __raw_readsb((unsigned long)a, d, s)
264*4882a593Smuzhiyun
265*4882a593Smuzhiyun /*
266*4882a593Smuzhiyun * DMA-consistent mapping functions. These allocate/free a region of
267*4882a593Smuzhiyun * uncached, unwrite-buffered mapped memory space for use with DMA
268*4882a593Smuzhiyun * devices. This is the "generic" version. The PCI specific version
269*4882a593Smuzhiyun * is in pci.h
270*4882a593Smuzhiyun */
271*4882a593Smuzhiyun extern void *consistent_alloc(int gfp, size_t size, dma_addr_t *handle);
272*4882a593Smuzhiyun extern void consistent_free(void *vaddr, size_t size, dma_addr_t handle);
273*4882a593Smuzhiyun extern void consistent_sync(void *vaddr, size_t size, int rw);
274*4882a593Smuzhiyun
275*4882a593Smuzhiyun /*
276*4882a593Smuzhiyun * String version of IO memory access ops:
277*4882a593Smuzhiyun */
278*4882a593Smuzhiyun extern void _memcpy_fromio(void *, unsigned long, size_t);
279*4882a593Smuzhiyun extern void _memcpy_toio(unsigned long, const void *, size_t);
280*4882a593Smuzhiyun extern void _memset_io(unsigned long, int, size_t);
281*4882a593Smuzhiyun
282*4882a593Smuzhiyun extern void __readwrite_bug(const char *fn);
283*4882a593Smuzhiyun
284*4882a593Smuzhiyun /*
285*4882a593Smuzhiyun * If this architecture has PCI memory IO, then define the read/write
286*4882a593Smuzhiyun * macros. These should only be used with the cookie passed from
287*4882a593Smuzhiyun * ioremap.
288*4882a593Smuzhiyun */
289*4882a593Smuzhiyun #ifdef __mem_pci
290*4882a593Smuzhiyun
291*4882a593Smuzhiyun #define readb(c) ({ unsigned int __v = __raw_readb(__mem_pci(c)); __v; })
292*4882a593Smuzhiyun #define readw(c) ({ unsigned int __v = le16_to_cpu(__raw_readw(__mem_pci(c))); __v; })
293*4882a593Smuzhiyun #define readl(c) ({ unsigned int __v = le32_to_cpu(__raw_readl(__mem_pci(c))); __v; })
294*4882a593Smuzhiyun
295*4882a593Smuzhiyun #define writeb(v,c) __raw_writeb(v,__mem_pci(c))
296*4882a593Smuzhiyun #define writew(v,c) __raw_writew(cpu_to_le16(v),__mem_pci(c))
297*4882a593Smuzhiyun #define writel(v,c) __raw_writel(cpu_to_le32(v),__mem_pci(c))
298*4882a593Smuzhiyun
299*4882a593Smuzhiyun #define memset_io(c,v,l) _memset_io(__mem_pci(c),(v),(l))
300*4882a593Smuzhiyun #define memcpy_fromio(a,c,l) _memcpy_fromio((a),__mem_pci(c),(l))
301*4882a593Smuzhiyun #define memcpy_toio(c,a,l) _memcpy_toio(__mem_pci(c),(a),(l))
302*4882a593Smuzhiyun
303*4882a593Smuzhiyun #define eth_io_copy_and_sum(s,c,l,b) \
304*4882a593Smuzhiyun eth_copy_and_sum((s),__mem_pci(c),(l),(b))
305*4882a593Smuzhiyun
306*4882a593Smuzhiyun static inline int
check_signature(unsigned long io_addr,const unsigned char * signature,int length)307*4882a593Smuzhiyun check_signature(unsigned long io_addr, const unsigned char *signature,
308*4882a593Smuzhiyun int length)
309*4882a593Smuzhiyun {
310*4882a593Smuzhiyun int retval = 0;
311*4882a593Smuzhiyun do {
312*4882a593Smuzhiyun if (readb(io_addr) != *signature)
313*4882a593Smuzhiyun goto out;
314*4882a593Smuzhiyun io_addr++;
315*4882a593Smuzhiyun signature++;
316*4882a593Smuzhiyun length--;
317*4882a593Smuzhiyun } while (length);
318*4882a593Smuzhiyun retval = 1;
319*4882a593Smuzhiyun out:
320*4882a593Smuzhiyun return retval;
321*4882a593Smuzhiyun }
322*4882a593Smuzhiyun
323*4882a593Smuzhiyun #else
324*4882a593Smuzhiyun #define memset_io(a, b, c) memset((void *)(a), (b), (c))
325*4882a593Smuzhiyun #define memcpy_fromio(a, b, c) memcpy((a), (void *)(b), (c))
326*4882a593Smuzhiyun #define memcpy_toio(a, b, c) memcpy((void *)(a), (b), (c))
327*4882a593Smuzhiyun
328*4882a593Smuzhiyun #if !defined(readb)
329*4882a593Smuzhiyun
330*4882a593Smuzhiyun #define readb(addr) (__readwrite_bug("readb"),0)
331*4882a593Smuzhiyun #define readw(addr) (__readwrite_bug("readw"),0)
332*4882a593Smuzhiyun #define readl(addr) (__readwrite_bug("readl"),0)
333*4882a593Smuzhiyun #define writeb(v,addr) __readwrite_bug("writeb")
334*4882a593Smuzhiyun #define writew(v,addr) __readwrite_bug("writew")
335*4882a593Smuzhiyun #define writel(v,addr) __readwrite_bug("writel")
336*4882a593Smuzhiyun
337*4882a593Smuzhiyun #define eth_io_copy_and_sum(a,b,c,d) __readwrite_bug("eth_io_copy_and_sum")
338*4882a593Smuzhiyun
339*4882a593Smuzhiyun #define check_signature(io,sig,len) (0)
340*4882a593Smuzhiyun
341*4882a593Smuzhiyun #endif
342*4882a593Smuzhiyun #endif /* __mem_pci */
343*4882a593Smuzhiyun
344*4882a593Smuzhiyun /*
345*4882a593Smuzhiyun * If this architecture has ISA IO, then define the isa_read/isa_write
346*4882a593Smuzhiyun * macros.
347*4882a593Smuzhiyun */
348*4882a593Smuzhiyun #ifdef __mem_isa
349*4882a593Smuzhiyun
350*4882a593Smuzhiyun #define isa_readb(addr) __raw_readb(__mem_isa(addr))
351*4882a593Smuzhiyun #define isa_readw(addr) __raw_readw(__mem_isa(addr))
352*4882a593Smuzhiyun #define isa_readl(addr) __raw_readl(__mem_isa(addr))
353*4882a593Smuzhiyun #define isa_writeb(val,addr) __raw_writeb(val,__mem_isa(addr))
354*4882a593Smuzhiyun #define isa_writew(val,addr) __raw_writew(val,__mem_isa(addr))
355*4882a593Smuzhiyun #define isa_writel(val,addr) __raw_writel(val,__mem_isa(addr))
356*4882a593Smuzhiyun #define isa_memset_io(a,b,c) _memset_io(__mem_isa(a),(b),(c))
357*4882a593Smuzhiyun #define isa_memcpy_fromio(a,b,c) _memcpy_fromio((a),__mem_isa(b),(c))
358*4882a593Smuzhiyun #define isa_memcpy_toio(a,b,c) _memcpy_toio(__mem_isa((a)),(b),(c))
359*4882a593Smuzhiyun
360*4882a593Smuzhiyun #define isa_eth_io_copy_and_sum(a,b,c,d) \
361*4882a593Smuzhiyun eth_copy_and_sum((a),__mem_isa(b),(c),(d))
362*4882a593Smuzhiyun
363*4882a593Smuzhiyun static inline int
isa_check_signature(unsigned long io_addr,const unsigned char * signature,int length)364*4882a593Smuzhiyun isa_check_signature(unsigned long io_addr, const unsigned char *signature,
365*4882a593Smuzhiyun int length)
366*4882a593Smuzhiyun {
367*4882a593Smuzhiyun int retval = 0;
368*4882a593Smuzhiyun do {
369*4882a593Smuzhiyun if (isa_readb(io_addr) != *signature)
370*4882a593Smuzhiyun goto out;
371*4882a593Smuzhiyun io_addr++;
372*4882a593Smuzhiyun signature++;
373*4882a593Smuzhiyun length--;
374*4882a593Smuzhiyun } while (length);
375*4882a593Smuzhiyun retval = 1;
376*4882a593Smuzhiyun out:
377*4882a593Smuzhiyun return retval;
378*4882a593Smuzhiyun }
379*4882a593Smuzhiyun
380*4882a593Smuzhiyun #else /* __mem_isa */
381*4882a593Smuzhiyun
382*4882a593Smuzhiyun #define isa_readb(addr) (__readwrite_bug("isa_readb"),0)
383*4882a593Smuzhiyun #define isa_readw(addr) (__readwrite_bug("isa_readw"),0)
384*4882a593Smuzhiyun #define isa_readl(addr) (__readwrite_bug("isa_readl"),0)
385*4882a593Smuzhiyun #define isa_writeb(val,addr) __readwrite_bug("isa_writeb")
386*4882a593Smuzhiyun #define isa_writew(val,addr) __readwrite_bug("isa_writew")
387*4882a593Smuzhiyun #define isa_writel(val,addr) __readwrite_bug("isa_writel")
388*4882a593Smuzhiyun #define isa_memset_io(a,b,c) __readwrite_bug("isa_memset_io")
389*4882a593Smuzhiyun #define isa_memcpy_fromio(a,b,c) __readwrite_bug("isa_memcpy_fromio")
390*4882a593Smuzhiyun #define isa_memcpy_toio(a,b,c) __readwrite_bug("isa_memcpy_toio")
391*4882a593Smuzhiyun
392*4882a593Smuzhiyun #define isa_eth_io_copy_and_sum(a,b,c,d) \
393*4882a593Smuzhiyun __readwrite_bug("isa_eth_io_copy_and_sum")
394*4882a593Smuzhiyun
395*4882a593Smuzhiyun #define isa_check_signature(io,sig,len) (0)
396*4882a593Smuzhiyun
397*4882a593Smuzhiyun #endif /* __mem_isa */
398*4882a593Smuzhiyun #endif /* __KERNEL__ */
399*4882a593Smuzhiyun
400*4882a593Smuzhiyun #include <asm-generic/io.h>
401*4882a593Smuzhiyun #include <iotrace.h>
402*4882a593Smuzhiyun
403*4882a593Smuzhiyun #endif /* __ASM_ARM_IO_H */
404