1*4882a593Smuzhiyun// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2*4882a593Smuzhiyun/*
3*4882a593Smuzhiyun * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
4*4882a593Smuzhiyun *
5*4882a593Smuzhiyun */
6*4882a593Smuzhiyun
7*4882a593Smuzhiyun#include "rk3568-evb1-ddr4-v10.dtsi"
8*4882a593Smuzhiyun#include "rk3568-linux.dtsi"
9*4882a593Smuzhiyun
10*4882a593Smuzhiyun/ {
11*4882a593Smuzhiyun	model = "Rockchip RK3568 EVB1 DDR4 V10 Linux SPI NOR Board";
12*4882a593Smuzhiyun	compatible = "rockchip,rk3568-evb1-ddr4-v10-linux-spi-nor", "rockchip,rk3568";
13*4882a593Smuzhiyun
14*4882a593Smuzhiyun	chosen {
15*4882a593Smuzhiyun		bootargs = "earlycon=uart8250,mmio32,0xfe660000 console=ttyFIQ0 root=/dev/mtdblock3 rootfstype=squashfs rootwait";
16*4882a593Smuzhiyun	};
17*4882a593Smuzhiyun
18*4882a593Smuzhiyun};
19*4882a593Smuzhiyun
20*4882a593Smuzhiyun&sfc {
21*4882a593Smuzhiyun	status = "okay";
22*4882a593Smuzhiyun
23*4882a593Smuzhiyun	flash@0 {
24*4882a593Smuzhiyun		compatible = "jedec,spi-nor";
25*4882a593Smuzhiyun		reg = <0>;
26*4882a593Smuzhiyun		spi-max-frequency = <100000000>;
27*4882a593Smuzhiyun		spi-rx-bus-width = <4>;
28*4882a593Smuzhiyun		spi-tx-bus-width = <1>;
29*4882a593Smuzhiyun	};
30*4882a593Smuzhiyun};
31