xref: /OK3568_Linux_fs/kernel/include/dt-bindings/power/r8a779a0-sysc.h (revision 4882a59341e53eb6f0b4789bf948001014eff981)
1*4882a593Smuzhiyun /* SPDX-License-Identifier: GPL-2.0-only */
2*4882a593Smuzhiyun /*
3*4882a593Smuzhiyun  * Copyright (C) 2020 Renesas Electronics Corp.
4*4882a593Smuzhiyun  */
5*4882a593Smuzhiyun #ifndef __DT_BINDINGS_POWER_R8A779A0_SYSC_H__
6*4882a593Smuzhiyun #define __DT_BINDINGS_POWER_R8A779A0_SYSC_H__
7*4882a593Smuzhiyun 
8*4882a593Smuzhiyun /*
9*4882a593Smuzhiyun  * These power domain indices match the Power Domain Register Numbers (PDR)
10*4882a593Smuzhiyun  */
11*4882a593Smuzhiyun 
12*4882a593Smuzhiyun #define R8A779A0_PD_A1E0D0C0		0
13*4882a593Smuzhiyun #define R8A779A0_PD_A1E0D0C1		1
14*4882a593Smuzhiyun #define R8A779A0_PD_A1E0D1C0		2
15*4882a593Smuzhiyun #define R8A779A0_PD_A1E0D1C1		3
16*4882a593Smuzhiyun #define R8A779A0_PD_A1E1D0C0		4
17*4882a593Smuzhiyun #define R8A779A0_PD_A1E1D0C1		5
18*4882a593Smuzhiyun #define R8A779A0_PD_A1E1D1C0		6
19*4882a593Smuzhiyun #define R8A779A0_PD_A1E1D1C1		7
20*4882a593Smuzhiyun #define R8A779A0_PD_A2E0D0		16
21*4882a593Smuzhiyun #define R8A779A0_PD_A2E0D1		17
22*4882a593Smuzhiyun #define R8A779A0_PD_A2E1D0		18
23*4882a593Smuzhiyun #define R8A779A0_PD_A2E1D1		19
24*4882a593Smuzhiyun #define R8A779A0_PD_A3E0		20
25*4882a593Smuzhiyun #define R8A779A0_PD_A3E1		21
26*4882a593Smuzhiyun #define R8A779A0_PD_3DG_A		24
27*4882a593Smuzhiyun #define R8A779A0_PD_3DG_B		25
28*4882a593Smuzhiyun #define R8A779A0_PD_A1CNN2		32
29*4882a593Smuzhiyun #define R8A779A0_PD_A1DSP0		33
30*4882a593Smuzhiyun #define R8A779A0_PD_A2IMP01		34
31*4882a593Smuzhiyun #define R8A779A0_PD_A2DP0		35
32*4882a593Smuzhiyun #define R8A779A0_PD_A2CV0		36
33*4882a593Smuzhiyun #define R8A779A0_PD_A2CV1		37
34*4882a593Smuzhiyun #define R8A779A0_PD_A2CV4		38
35*4882a593Smuzhiyun #define R8A779A0_PD_A2CV6		39
36*4882a593Smuzhiyun #define R8A779A0_PD_A2CN2		40
37*4882a593Smuzhiyun #define R8A779A0_PD_A1CNN0		41
38*4882a593Smuzhiyun #define R8A779A0_PD_A2CN0		42
39*4882a593Smuzhiyun #define R8A779A0_PD_A3IR		43
40*4882a593Smuzhiyun #define R8A779A0_PD_A1CNN1		44
41*4882a593Smuzhiyun #define R8A779A0_PD_A1DSP1		45
42*4882a593Smuzhiyun #define R8A779A0_PD_A2IMP23		46
43*4882a593Smuzhiyun #define R8A779A0_PD_A2DP1		47
44*4882a593Smuzhiyun #define R8A779A0_PD_A2CV2		48
45*4882a593Smuzhiyun #define R8A779A0_PD_A2CV3		49
46*4882a593Smuzhiyun #define R8A779A0_PD_A2CV5		50
47*4882a593Smuzhiyun #define R8A779A0_PD_A2CV7		51
48*4882a593Smuzhiyun #define R8A779A0_PD_A2CN1		52
49*4882a593Smuzhiyun #define R8A779A0_PD_A3VIP0		56
50*4882a593Smuzhiyun #define R8A779A0_PD_A3VIP1		57
51*4882a593Smuzhiyun #define R8A779A0_PD_A3VIP2		58
52*4882a593Smuzhiyun #define R8A779A0_PD_A3VIP3		59
53*4882a593Smuzhiyun #define R8A779A0_PD_A3ISP01		60
54*4882a593Smuzhiyun #define R8A779A0_PD_A3ISP23		61
55*4882a593Smuzhiyun 
56*4882a593Smuzhiyun /* Always-on power area */
57*4882a593Smuzhiyun #define R8A779A0_PD_ALWAYS_ON		64
58*4882a593Smuzhiyun 
59*4882a593Smuzhiyun #endif /* __DT_BINDINGS_POWER_R8A779A0_SYSC_H__ */
60