xref: /OK3568_Linux_fs/kernel/include/dt-bindings/clock/bcm-cygnus.h (revision 4882a59341e53eb6f0b4789bf948001014eff981)
1*4882a593Smuzhiyun /*
2*4882a593Smuzhiyun  *  BSD LICENSE
3*4882a593Smuzhiyun  *
4*4882a593Smuzhiyun  *  Copyright(c) 2014 Broadcom Corporation.  All rights reserved.
5*4882a593Smuzhiyun  *
6*4882a593Smuzhiyun  *  Redistribution and use in source and binary forms, with or without
7*4882a593Smuzhiyun  *  modification, are permitted provided that the following conditions
8*4882a593Smuzhiyun  *  are met:
9*4882a593Smuzhiyun  *
10*4882a593Smuzhiyun  *    * Redistributions of source code must retain the above copyright
11*4882a593Smuzhiyun  *      notice, this list of conditions and the following disclaimer.
12*4882a593Smuzhiyun  *    * Redistributions in binary form must reproduce the above copyright
13*4882a593Smuzhiyun  *      notice, this list of conditions and the following disclaimer in
14*4882a593Smuzhiyun  *      the documentation and/or other materials provided with the
15*4882a593Smuzhiyun  *      distribution.
16*4882a593Smuzhiyun  *    * Neither the name of Broadcom Corporation nor the names of its
17*4882a593Smuzhiyun  *      contributors may be used to endorse or promote products derived
18*4882a593Smuzhiyun  *      from this software without specific prior written permission.
19*4882a593Smuzhiyun  *
20*4882a593Smuzhiyun  *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21*4882a593Smuzhiyun  *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22*4882a593Smuzhiyun  *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23*4882a593Smuzhiyun  *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24*4882a593Smuzhiyun  *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25*4882a593Smuzhiyun  *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26*4882a593Smuzhiyun  *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27*4882a593Smuzhiyun  *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28*4882a593Smuzhiyun  *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29*4882a593Smuzhiyun  *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30*4882a593Smuzhiyun  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31*4882a593Smuzhiyun  */
32*4882a593Smuzhiyun 
33*4882a593Smuzhiyun #ifndef _CLOCK_BCM_CYGNUS_H
34*4882a593Smuzhiyun #define _CLOCK_BCM_CYGNUS_H
35*4882a593Smuzhiyun 
36*4882a593Smuzhiyun /* GENPLL clock ID */
37*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL                     0
38*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL_AXI21_CLK           1
39*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL_250MHZ_CLK          2
40*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL_IHOST_SYS_CLK       3
41*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL_ENET_SW_CLK         4
42*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL_AUDIO_125_CLK       5
43*4882a593Smuzhiyun #define BCM_CYGNUS_GENPLL_CAN_CLK             6
44*4882a593Smuzhiyun 
45*4882a593Smuzhiyun /* LCPLL0 clock ID */
46*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0                     0
47*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0_PCIE_PHY_REF_CLK    1
48*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0_DDR_PHY_CLK         2
49*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0_SDIO_CLK            3
50*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0_USB_PHY_REF_CLK     4
51*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0_SMART_CARD_CLK      5
52*4882a593Smuzhiyun #define BCM_CYGNUS_LCPLL0_CH5_UNUSED          6
53*4882a593Smuzhiyun 
54*4882a593Smuzhiyun /* MIPI PLL clock ID */
55*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL                    0
56*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL_CH0_UNUSED         1
57*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL_CH1_LCD            2
58*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL_CH2_V3D            3
59*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL_CH3_UNUSED         4
60*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL_CH4_UNUSED         5
61*4882a593Smuzhiyun #define BCM_CYGNUS_MIPIPLL_CH5_UNUSED         6
62*4882a593Smuzhiyun 
63*4882a593Smuzhiyun /* ASIU clock ID */
64*4882a593Smuzhiyun #define BCM_CYGNUS_ASIU_KEYPAD_CLK    0
65*4882a593Smuzhiyun #define BCM_CYGNUS_ASIU_ADC_CLK       1
66*4882a593Smuzhiyun #define BCM_CYGNUS_ASIU_PWM_CLK       2
67*4882a593Smuzhiyun 
68*4882a593Smuzhiyun /* AUDIO clock ID */
69*4882a593Smuzhiyun #define BCM_CYGNUS_AUDIOPLL           0
70*4882a593Smuzhiyun #define BCM_CYGNUS_AUDIOPLL_CH0       1
71*4882a593Smuzhiyun #define BCM_CYGNUS_AUDIOPLL_CH1       2
72*4882a593Smuzhiyun #define BCM_CYGNUS_AUDIOPLL_CH2       3
73*4882a593Smuzhiyun 
74*4882a593Smuzhiyun #endif /* _CLOCK_BCM_CYGNUS_H */
75