1*4882a593Smuzhiyun /* SPDX-License-Identifier: GPL-2.0-only */
2*4882a593Smuzhiyun /*
3*4882a593Smuzhiyun * This file is part of wl12xx
4*4882a593Smuzhiyun *
5*4882a593Smuzhiyun * Copyright (C) 2008 Nokia Corporation
6*4882a593Smuzhiyun */
7*4882a593Smuzhiyun #ifndef __WL1251_IO_H__
8*4882a593Smuzhiyun #define __WL1251_IO_H__
9*4882a593Smuzhiyun
10*4882a593Smuzhiyun #include "wl1251.h"
11*4882a593Smuzhiyun
12*4882a593Smuzhiyun #define HW_ACCESS_MEMORY_MAX_RANGE 0x1FFC0
13*4882a593Smuzhiyun
14*4882a593Smuzhiyun #define HW_ACCESS_PART0_SIZE_ADDR 0x1FFC0
15*4882a593Smuzhiyun #define HW_ACCESS_PART0_START_ADDR 0x1FFC4
16*4882a593Smuzhiyun #define HW_ACCESS_PART1_SIZE_ADDR 0x1FFC8
17*4882a593Smuzhiyun #define HW_ACCESS_PART1_START_ADDR 0x1FFCC
18*4882a593Smuzhiyun
19*4882a593Smuzhiyun #define HW_ACCESS_REGISTER_SIZE 4
20*4882a593Smuzhiyun
21*4882a593Smuzhiyun #define HW_ACCESS_PRAM_MAX_RANGE 0x3c000
22*4882a593Smuzhiyun
wl1251_read32(struct wl1251 * wl,int addr)23*4882a593Smuzhiyun static inline u32 wl1251_read32(struct wl1251 *wl, int addr)
24*4882a593Smuzhiyun {
25*4882a593Smuzhiyun wl->if_ops->read(wl, addr, &wl->buffer_32, sizeof(wl->buffer_32));
26*4882a593Smuzhiyun
27*4882a593Smuzhiyun return le32_to_cpu(wl->buffer_32);
28*4882a593Smuzhiyun }
29*4882a593Smuzhiyun
wl1251_write32(struct wl1251 * wl,int addr,u32 val)30*4882a593Smuzhiyun static inline void wl1251_write32(struct wl1251 *wl, int addr, u32 val)
31*4882a593Smuzhiyun {
32*4882a593Smuzhiyun wl->buffer_32 = cpu_to_le32(val);
33*4882a593Smuzhiyun wl->if_ops->write(wl, addr, &wl->buffer_32, sizeof(wl->buffer_32));
34*4882a593Smuzhiyun }
35*4882a593Smuzhiyun
wl1251_read_elp(struct wl1251 * wl,int addr)36*4882a593Smuzhiyun static inline u32 wl1251_read_elp(struct wl1251 *wl, int addr)
37*4882a593Smuzhiyun {
38*4882a593Smuzhiyun u32 response;
39*4882a593Smuzhiyun
40*4882a593Smuzhiyun if (wl->if_ops->read_elp)
41*4882a593Smuzhiyun wl->if_ops->read_elp(wl, addr, &response);
42*4882a593Smuzhiyun else
43*4882a593Smuzhiyun wl->if_ops->read(wl, addr, &response, sizeof(u32));
44*4882a593Smuzhiyun
45*4882a593Smuzhiyun return response;
46*4882a593Smuzhiyun }
47*4882a593Smuzhiyun
wl1251_write_elp(struct wl1251 * wl,int addr,u32 val)48*4882a593Smuzhiyun static inline void wl1251_write_elp(struct wl1251 *wl, int addr, u32 val)
49*4882a593Smuzhiyun {
50*4882a593Smuzhiyun if (wl->if_ops->write_elp)
51*4882a593Smuzhiyun wl->if_ops->write_elp(wl, addr, val);
52*4882a593Smuzhiyun else
53*4882a593Smuzhiyun wl->if_ops->write(wl, addr, &val, sizeof(u32));
54*4882a593Smuzhiyun }
55*4882a593Smuzhiyun
56*4882a593Smuzhiyun /* Memory target IO, address is translated to partition 0 */
57*4882a593Smuzhiyun void wl1251_mem_read(struct wl1251 *wl, int addr, void *buf, size_t len);
58*4882a593Smuzhiyun void wl1251_mem_write(struct wl1251 *wl, int addr, void *buf, size_t len);
59*4882a593Smuzhiyun u32 wl1251_mem_read32(struct wl1251 *wl, int addr);
60*4882a593Smuzhiyun void wl1251_mem_write32(struct wl1251 *wl, int addr, u32 val);
61*4882a593Smuzhiyun /* Registers IO */
62*4882a593Smuzhiyun u32 wl1251_reg_read32(struct wl1251 *wl, int addr);
63*4882a593Smuzhiyun void wl1251_reg_write32(struct wl1251 *wl, int addr, u32 val);
64*4882a593Smuzhiyun
65*4882a593Smuzhiyun void wl1251_set_partition(struct wl1251 *wl,
66*4882a593Smuzhiyun u32 part_start, u32 part_size,
67*4882a593Smuzhiyun u32 reg_start, u32 reg_size);
68*4882a593Smuzhiyun
69*4882a593Smuzhiyun #endif
70