xref: /OK3568_Linux_fs/kernel/drivers/gpu/drm/msm/hdmi/hdmi.xml.h (revision 4882a59341e53eb6f0b4789bf948001014eff981)

#ifndef HDMI_XML
#define HDMI_XML

/* Autogenerated file, DO NOT EDIT manually!

This file was generated by the rules-ng-ng headergen tool in this git repository:
http://github.com/freedreno/envytools/
git clone https://github.com/freedreno/envytools.git

The rules-ng-ng source files this header was generated from are:
- /home/robclark/src/envytools/rnndb/msm.xml                 (    676 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/freedreno_copyright.xml (   1572 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/mdp/mdp4.xml            (  20915 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/mdp/mdp_common.xml      (   2849 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/mdp/mdp5.xml            (  37411 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/dsi/dsi.xml             (  42301 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/dsi/sfpb.xml            (    602 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/dsi/mmss_cc.xml         (   1686 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/hdmi/qfprom.xml         (    600 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/hdmi/hdmi.xml           (  41874 bytes, from 2020-07-23 21:58:14)
- /home/robclark/src/envytools/rnndb/edp/edp.xml             (  10416 bytes, from 2020-07-23 21:58:14)

Copyright (C) 2013-2020 by the following authors:
- Rob Clark <robdclark@gmail.com> (robclark)
- Ilia Mirkin <imirkin@alum.mit.edu> (imirkin)

Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial
portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/


enum hdmi_hdcp_key_state {
	HDCP_KEYS_STATE_NO_KEYS = 0,
	HDCP_KEYS_STATE_NOT_CHECKED = 1,
	HDCP_KEYS_STATE_CHECKING = 2,
	HDCP_KEYS_STATE_VALID = 3,
	HDCP_KEYS_STATE_AKSV_NOT_VALID = 4,
	HDCP_KEYS_STATE_CHKSUM_MISMATCH = 5,
	HDCP_KEYS_STATE_PROD_AKSV = 6,
	HDCP_KEYS_STATE_RESERVED = 7,
};

enum hdmi_ddc_read_write {
	DDC_WRITE = 0,
	DDC_READ = 1,
};

enum hdmi_acr_cts {
	ACR_NONE = 0,
	ACR_32 = 1,
	ACR_44 = 2,
	ACR_48 = 3,
};

#define REG_HDMI_CTRL						0x00000000
#define HDMI_CTRL_ENABLE					0x00000001
#define HDMI_CTRL_HDMI						0x00000002
#define HDMI_CTRL_ENCRYPTED					0x00000004

#define REG_HDMI_AUDIO_PKT_CTRL1				0x00000020
#define HDMI_AUDIO_PKT_CTRL1_AUDIO_SAMPLE_SEND			0x00000001

#define REG_HDMI_ACR_PKT_CTRL					0x00000024
#define HDMI_ACR_PKT_CTRL_CONT					0x00000001
#define HDMI_ACR_PKT_CTRL_SEND					0x00000002
#define HDMI_ACR_PKT_CTRL_SELECT__MASK				0x00000030
#define HDMI_ACR_PKT_CTRL_SELECT__SHIFT				4
static inline uint32_t HDMI_ACR_PKT_CTRL_SELECT(enum hdmi_acr_cts val)
{
	return ((val) << HDMI_ACR_PKT_CTRL_SELECT__SHIFT) & HDMI_ACR_PKT_CTRL_SELECT__MASK;
}
#define HDMI_ACR_PKT_CTRL_SOURCE				0x00000100
#define HDMI_ACR_PKT_CTRL_N_MULTIPLIER__MASK			0x00070000
#define HDMI_ACR_PKT_CTRL_N_MULTIPLIER__SHIFT			16
static inline uint32_t HDMI_ACR_PKT_CTRL_N_MULTIPLIER(uint32_t val)
{
	return ((val) << HDMI_ACR_PKT_CTRL_N_MULTIPLIER__SHIFT) & HDMI_ACR_PKT_CTRL_N_MULTIPLIER__MASK;
}
#define HDMI_ACR_PKT_CTRL_AUDIO_PRIORITY			0x80000000

#define REG_HDMI_VBI_PKT_CTRL					0x00000028
#define HDMI_VBI_PKT_CTRL_GC_ENABLE				0x00000010
#define HDMI_VBI_PKT_CTRL_GC_EVERY_FRAME			0x00000020
#define HDMI_VBI_PKT_CTRL_ISRC_SEND				0x00000100
#define HDMI_VBI_PKT_CTRL_ISRC_CONTINUOUS			0x00000200
#define HDMI_VBI_PKT_CTRL_ACP_SEND				0x00001000
#define HDMI_VBI_PKT_CTRL_ACP_SRC_SW				0x00002000

#define REG_HDMI_INFOFRAME_CTRL0				0x0000002c
#define HDMI_INFOFRAME_CTRL0_AVI_SEND				0x00000001
#define HDMI_INFOFRAME_CTRL0_AVI_CONT				0x00000002
#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SEND			0x00000010
#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_CONT			0x00000020
#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SOURCE			0x00000040
#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_UPDATE			0x00000080

#define REG_HDMI_INFOFRAME_CTRL1				0x00000030
#define HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__MASK		0x0000003f
#define HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__SHIFT		0
static inline uint32_t HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE(uint32_t val)
{
	return ((val) << HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__MASK;
}
#define HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__MASK		0x00003f00
#define HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__SHIFT		8
static inline uint32_t HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE(uint32_t val)
{
	return ((val) << HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__MASK;
}
#define HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__MASK		0x003f0000
#define HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__SHIFT		16
static inline uint32_t HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE(uint32_t val)
{
	return ((val) << HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__MASK;
}
#define HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__MASK		0x3f000000
#define HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__SHIFT		24
static inline uint32_t HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE(uint32_t val)
{
	return ((val) << HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__MASK;
}

#define REG_HDMI_GEN_PKT_CTRL					0x00000034
#define HDMI_GEN_PKT_CTRL_GENERIC0_SEND				0x00000001
#define HDMI_GEN_PKT_CTRL_GENERIC0_CONT				0x00000002
#define HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__MASK			0x0000000c
#define HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__SHIFT		2
static inline uint32_t HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE(uint32_t val)
{
	return ((val) << HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__SHIFT) & HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__MASK;
}
#define HDMI_GEN_PKT_CTRL_GENERIC1_SEND				0x00000010
#define HDMI_GEN_PKT_CTRL_GENERIC1_CONT				0x00000020
#define HDMI_GEN_PKT_CTRL_GENERIC0_LINE__MASK			0x003f0000
#define HDMI_GEN_PKT_CTRL_GENERIC0_LINE__SHIFT			16
static inline uint32_t HDMI_GEN_PKT_CTRL_GENERIC0_LINE(uint32_t val)
{
	return ((val) << HDMI_GEN_PKT_CTRL_GENERIC0_LINE__SHIFT) & HDMI_GEN_PKT_CTRL_GENERIC0_LINE__MASK;
}
#define HDMI_GEN_PKT_CTRL_GENERIC1_LINE__MASK			0x3f000000
#define HDMI_GEN_PKT_CTRL_GENERIC1_LINE__SHIFT			24
static inline uint32_t HDMI_GEN_PKT_CTRL_GENERIC1_LINE(uint32_t val)
{
	return ((val) << HDMI_GEN_PKT_CTRL_GENERIC1_LINE__SHIFT) & HDMI_GEN_PKT_CTRL_GENERIC1_LINE__MASK;
}

#define REG_HDMI_GC						0x00000040
#define HDMI_GC_MUTE						0x00000001

#define REG_HDMI_AUDIO_PKT_CTRL2				0x00000044
#define HDMI_AUDIO_PKT_CTRL2_OVERRIDE				0x00000001
#define HDMI_AUDIO_PKT_CTRL2_LAYOUT				0x00000002

static inline uint32_t REG_HDMI_AVI_INFO(uint32_t i0) { return 0x0000006c + 0x4*i0; }

#define REG_HDMI_GENERIC0_HDR					0x00000084

static inline uint32_t REG_HDMI_GENERIC0(uint32_t i0) { return 0x00000088 + 0x4*i0; }

#define REG_HDMI_GENERIC1_HDR					0x000000a4

static inline uint32_t REG_HDMI_GENERIC1(uint32_t i0) { return 0x000000a8 + 0x4*i0; }

static inline uint32_t REG_HDMI_ACR(enum hdmi_acr_cts i0) { return 0x000000c4 + 0x8*i0; }

static inline uint32_t REG_HDMI_ACR_0(enum hdmi_acr_cts i0) { return 0x000000c4 + 0x8*i0; }
#define HDMI_ACR_0_CTS__MASK					0xfffff000
#define HDMI_ACR_0_CTS__SHIFT					12
static inline uint32_t HDMI_ACR_0_CTS(uint32_t val)
{
	return ((val) << HDMI_ACR_0_CTS__SHIFT) & HDMI_ACR_0_CTS__MASK;
}

static inline uint32_t REG_HDMI_ACR_1(enum hdmi_acr_cts i0) { return 0x000000c8 + 0x8*i0; }
#define HDMI_ACR_1_N__MASK					0xffffffff
#define HDMI_ACR_1_N__SHIFT					0
static inline uint32_t HDMI_ACR_1_N(uint32_t val)
{
	return ((val) << HDMI_ACR_1_N__SHIFT) & HDMI_ACR_1_N__MASK;
}

#define REG_HDMI_AUDIO_INFO0					0x000000e4
#define HDMI_AUDIO_INFO0_CHECKSUM__MASK				0x000000ff
#define HDMI_AUDIO_INFO0_CHECKSUM__SHIFT			0
static inline uint32_t HDMI_AUDIO_INFO0_CHECKSUM(uint32_t val)
{
	return ((val) << HDMI_AUDIO_INFO0_CHECKSUM__SHIFT) & HDMI_AUDIO_INFO0_CHECKSUM__MASK;
}
#define HDMI_AUDIO_INFO0_CC__MASK				0x00000700
#define HDMI_AUDIO_INFO0_CC__SHIFT				8
static inline uint32_t HDMI_AUDIO_INFO0_CC(uint32_t val)
{
	return ((val) << HDMI_AUDIO_INFO0_CC__SHIFT) & HDMI_AUDIO_INFO0_CC__MASK;
}

#define REG_HDMI_AUDIO_INFO1					0x000000e8
#define HDMI_AUDIO_INFO1_CA__MASK				0x000000ff
#define HDMI_AUDIO_INFO1_CA__SHIFT				0
static inline uint32_t HDMI_AUDIO_INFO1_CA(uint32_t val)
{
	return ((val) << HDMI_AUDIO_INFO1_CA__SHIFT) & HDMI_AUDIO_INFO1_CA__MASK;
}
#define HDMI_AUDIO_INFO1_LSV__MASK				0x00007800
#define HDMI_AUDIO_INFO1_LSV__SHIFT				11
static inline uint32_t HDMI_AUDIO_INFO1_LSV(uint32_t val)
{
	return ((val) << HDMI_AUDIO_INFO1_LSV__SHIFT) & HDMI_AUDIO_INFO1_LSV__MASK;
}
#define HDMI_AUDIO_INFO1_DM_INH					0x00008000

#define REG_HDMI_HDCP_CTRL					0x00000110
#define HDMI_HDCP_CTRL_ENABLE					0x00000001
#define HDMI_HDCP_CTRL_ENCRYPTION_ENABLE			0x00000100

#define REG_HDMI_HDCP_DEBUG_CTRL				0x00000114
#define HDMI_HDCP_DEBUG_CTRL_RNG_CIPHER				0x00000004

#define REG_HDMI_HDCP_INT_CTRL					0x00000118
#define HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_INT			0x00000001
#define HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_ACK			0x00000002
#define HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_MASK			0x00000004
#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_INT			0x00000010
#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_ACK			0x00000020
#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_MASK			0x00000040
#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_INFO_ACK			0x00000080
#define HDMI_HDCP_INT_CTRL_AUTH_XFER_REQ_INT			0x00000100
#define HDMI_HDCP_INT_CTRL_AUTH_XFER_REQ_ACK			0x00000200
#define HDMI_HDCP_INT_CTRL_AUTH_XFER_REQ_MASK			0x00000400
#define HDMI_HDCP_INT_CTRL_AUTH_XFER_DONE_INT			0x00001000
#define HDMI_HDCP_INT_CTRL_AUTH_XFER_DONE_ACK			0x00002000
#define HDMI_HDCP_INT_CTRL_AUTH_XFER_DONE_MASK			0x00004000

#define REG_HDMI_HDCP_LINK0_STATUS				0x0000011c
#define HDMI_HDCP_LINK0_STATUS_AN_0_READY			0x00000100
#define HDMI_HDCP_LINK0_STATUS_AN_1_READY			0x00000200
#define HDMI_HDCP_LINK0_STATUS_RI_MATCHES			0x00001000
#define HDMI_HDCP_LINK0_STATUS_V_MATCHES			0x00100000
#define HDMI_HDCP_LINK0_STATUS_KEY_STATE__MASK			0x70000000
#define HDMI_HDCP_LINK0_STATUS_KEY_STATE__SHIFT			28
static inline uint32_t HDMI_HDCP_LINK0_STATUS_KEY_STATE(enum hdmi_hdcp_key_state val)
{
	return ((val) << HDMI_HDCP_LINK0_STATUS_KEY_STATE__SHIFT) & HDMI_HDCP_LINK0_STATUS_KEY_STATE__MASK;
}

#define REG_HDMI_HDCP_DDC_CTRL_0				0x00000120
#define HDMI_HDCP_DDC_CTRL_0_DISABLE				0x00000001

#define REG_HDMI_HDCP_DDC_CTRL_1				0x00000124
#define HDMI_HDCP_DDC_CTRL_1_FAILED_ACK				0x00000001

#define REG_HDMI_HDCP_DDC_STATUS				0x00000128
#define HDMI_HDCP_DDC_STATUS_XFER_REQ				0x00000010
#define HDMI_HDCP_DDC_STATUS_XFER_DONE				0x00000400
#define HDMI_HDCP_DDC_STATUS_ABORTED				0x00001000
#define HDMI_HDCP_DDC_STATUS_TIMEOUT				0x00002000
#define HDMI_HDCP_DDC_STATUS_NACK0				0x00004000
#define HDMI_HDCP_DDC_STATUS_NACK1				0x00008000
#define HDMI_HDCP_DDC_STATUS_FAILED				0x00010000

#define REG_HDMI_HDCP_ENTROPY_CTRL0				0x0000012c

#define REG_HDMI_HDCP_ENTROPY_CTRL1				0x0000025c

#define REG_HDMI_HDCP_RESET					0x00000130
#define HDMI_HDCP_RESET_LINK0_DEAUTHENTICATE			0x00000001

#define REG_HDMI_HDCP_RCVPORT_DATA0				0x00000134

#define REG_HDMI_HDCP_RCVPORT_DATA1				0x00000138

#define REG_HDMI_HDCP_RCVPORT_DATA2_0				0x0000013c

#define REG_HDMI_HDCP_RCVPORT_DATA2_1				0x00000140

#define REG_HDMI_HDCP_RCVPORT_DATA3				0x00000144

#define REG_HDMI_HDCP_RCVPORT_DATA4				0x00000148

#define REG_HDMI_HDCP_RCVPORT_DATA5				0x0000014c

#define REG_HDMI_HDCP_RCVPORT_DATA6				0x00000150

#define REG_HDMI_HDCP_RCVPORT_DATA7				0x00000154

#define REG_HDMI_HDCP_RCVPORT_DATA8				0x00000158

#define REG_HDMI_HDCP_RCVPORT_DATA9				0x0000015c

#define REG_HDMI_HDCP_RCVPORT_DATA10				0x00000160

#define REG_HDMI_HDCP_RCVPORT_DATA11				0x00000164

#define REG_HDMI_HDCP_RCVPORT_DATA12				0x00000168

#define REG_HDMI_VENSPEC_INFO0					0x0000016c

#define REG_HDMI_VENSPEC_INFO1					0x00000170

#define REG_HDMI_VENSPEC_INFO2					0x00000174

#define REG_HDMI_VENSPEC_INFO3					0x00000178

#define REG_HDMI_VENSPEC_INFO4					0x0000017c

#define REG_HDMI_VENSPEC_INFO5					0x00000180

#define REG_HDMI_VENSPEC_INFO6					0x00000184

#define REG_HDMI_AUDIO_CFG					0x000001d0
#define HDMI_AUDIO_CFG_ENGINE_ENABLE				0x00000001
#define HDMI_AUDIO_CFG_FIFO_WATERMARK__MASK			0x000000f0
#define HDMI_AUDIO_CFG_FIFO_WATERMARK__SHIFT			4
static inline uint32_t HDMI_AUDIO_CFG_FIFO_WATERMARK(uint32_t val)
{
	return ((val) << HDMI_AUDIO_CFG_FIFO_WATERMARK__SHIFT) & HDMI_AUDIO_CFG_FIFO_WATERMARK__MASK;
}

#define REG_HDMI_USEC_REFTIMER					0x00000208

#define REG_HDMI_DDC_CTRL					0x0000020c
#define HDMI_DDC_CTRL_GO					0x00000001
#define HDMI_DDC_CTRL_SOFT_RESET				0x00000002
#define HDMI_DDC_CTRL_SEND_RESET				0x00000004
#define HDMI_DDC_CTRL_SW_STATUS_RESET				0x00000008
#define HDMI_DDC_CTRL_TRANSACTION_CNT__MASK			0x00300000
#define HDMI_DDC_CTRL_TRANSACTION_CNT__SHIFT			20
static inline uint32_t HDMI_DDC_CTRL_TRANSACTION_CNT(uint32_t val)
{
	return ((val) << HDMI_DDC_CTRL_TRANSACTION_CNT__SHIFT) & HDMI_DDC_CTRL_TRANSACTION_CNT__MASK;
}

#define REG_HDMI_DDC_ARBITRATION				0x00000210
#define HDMI_DDC_ARBITRATION_HW_ARBITRATION			0x00000010

#define REG_HDMI_DDC_INT_CTRL					0x00000214
#define HDMI_DDC_INT_CTRL_SW_DONE_INT				0x00000001
#define HDMI_DDC_INT_CTRL_SW_DONE_ACK				0x00000002
#define HDMI_DDC_INT_CTRL_SW_DONE_MASK				0x00000004

#define REG_HDMI_DDC_SW_STATUS					0x00000218
#define HDMI_DDC_SW_STATUS_NACK0				0x00001000
#define HDMI_DDC_SW_STATUS_NACK1				0x00002000
#define HDMI_DDC_SW_STATUS_NACK2				0x00004000
#define HDMI_DDC_SW_STATUS_NACK3				0x00008000

#define REG_HDMI_DDC_HW_STATUS					0x0000021c
#define HDMI_DDC_HW_STATUS_DONE					0x00000008

#define REG_HDMI_DDC_SPEED					0x00000220
#define HDMI_DDC_SPEED_THRESHOLD__MASK				0x00000003
#define HDMI_DDC_SPEED_THRESHOLD__SHIFT				0
static inline uint32_t HDMI_DDC_SPEED_THRESHOLD(uint32_t val)
{
	return ((val) << HDMI_DDC_SPEED_THRESHOLD__SHIFT) & HDMI_DDC_SPEED_THRESHOLD__MASK;
}
#define HDMI_DDC_SPEED_PRESCALE__MASK				0xffff0000
#define HDMI_DDC_SPEED_PRESCALE__SHIFT				16
static inline uint32_t HDMI_DDC_SPEED_PRESCALE(uint32_t val)
{
	return ((val) << HDMI_DDC_SPEED_PRESCALE__SHIFT) & HDMI_DDC_SPEED_PRESCALE__MASK;
}

#define REG_HDMI_DDC_SETUP					0x00000224
#define HDMI_DDC_SETUP_TIMEOUT__MASK				0xff000000
#define HDMI_DDC_SETUP_TIMEOUT__SHIFT				24
static inline uint32_t HDMI_DDC_SETUP_TIMEOUT(uint32_t val)
{
	return ((val) << HDMI_DDC_SETUP_TIMEOUT__SHIFT) & HDMI_DDC_SETUP_TIMEOUT__MASK;
}

static inline uint32_t REG_HDMI_I2C_TRANSACTION(uint32_t i0) { return 0x00000228 + 0x4*i0; }

static inline uint32_t REG_HDMI_I2C_TRANSACTION_REG(uint32_t i0) { return 0x00000228 + 0x4*i0; }
#define HDMI_I2C_TRANSACTION_REG_RW__MASK			0x00000001
#define HDMI_I2C_TRANSACTION_REG_RW__SHIFT			0
static inline uint32_t HDMI_I2C_TRANSACTION_REG_RW(enum hdmi_ddc_read_write val)
{
	return ((val) << HDMI_I2C_TRANSACTION_REG_RW__SHIFT) & HDMI_I2C_TRANSACTION_REG_RW__MASK;
}
#define HDMI_I2C_TRANSACTION_REG_STOP_ON_NACK			0x00000100
#define HDMI_I2C_TRANSACTION_REG_START				0x00001000
#define HDMI_I2C_TRANSACTION_REG_STOP				0x00002000
#define HDMI_I2C_TRANSACTION_REG_CNT__MASK			0x00ff0000
#define HDMI_I2C_TRANSACTION_REG_CNT__SHIFT			16
static inline uint32_t HDMI_I2C_TRANSACTION_REG_CNT(uint32_t val)
{
	return ((val) << HDMI_I2C_TRANSACTION_REG_CNT__SHIFT) & HDMI_I2C_TRANSACTION_REG_CNT__MASK;
}

#define REG_HDMI_DDC_DATA					0x00000238
#define HDMI_DDC_DATA_DATA_RW__MASK				0x00000001
#define HDMI_DDC_DATA_DATA_RW__SHIFT				0
static inline uint32_t HDMI_DDC_DATA_DATA_RW(enum hdmi_ddc_read_write val)
{
	return ((val) << HDMI_DDC_DATA_DATA_RW__SHIFT) & HDMI_DDC_DATA_DATA_RW__MASK;
}
#define HDMI_DDC_DATA_DATA__MASK				0x0000ff00
#define HDMI_DDC_DATA_DATA__SHIFT				8
static inline uint32_t HDMI_DDC_DATA_DATA(uint32_t val)
{
	return ((val) << HDMI_DDC_DATA_DATA__SHIFT) & HDMI_DDC_DATA_DATA__MASK;
}
#define HDMI_DDC_DATA_INDEX__MASK				0x00ff0000
#define HDMI_DDC_DATA_INDEX__SHIFT				16
static inline uint32_t HDMI_DDC_DATA_INDEX(uint32_t val)
{
	return ((val) << HDMI_DDC_DATA_INDEX__SHIFT) & HDMI_DDC_DATA_INDEX__MASK;
}
#define HDMI_DDC_DATA_INDEX_WRITE				0x80000000

#define REG_HDMI_HDCP_SHA_CTRL					0x0000023c

#define REG_HDMI_HDCP_SHA_STATUS				0x00000240
#define HDMI_HDCP_SHA_STATUS_BLOCK_DONE				0x00000001
#define HDMI_HDCP_SHA_STATUS_COMP_DONE				0x00000010

#define REG_HDMI_HDCP_SHA_DATA					0x00000244
#define HDMI_HDCP_SHA_DATA_DONE					0x00000001

#define REG_HDMI_HPD_INT_STATUS					0x00000250
#define HDMI_HPD_INT_STATUS_INT					0x00000001
#define HDMI_HPD_INT_STATUS_CABLE_DETECTED			0x00000002

#define REG_HDMI_HPD_INT_CTRL					0x00000254
#define HDMI_HPD_INT_CTRL_INT_ACK				0x00000001
#define HDMI_HPD_INT_CTRL_INT_CONNECT				0x00000002
#define HDMI_HPD_INT_CTRL_INT_EN				0x00000004
#define HDMI_HPD_INT_CTRL_RX_INT_ACK				0x00000010
#define HDMI_HPD_INT_CTRL_RX_INT_EN				0x00000020
#define HDMI_HPD_INT_CTRL_RCV_PLUGIN_DET_MASK			0x00000200

#define REG_HDMI_HPD_CTRL					0x00000258
#define HDMI_HPD_CTRL_TIMEOUT__MASK				0x00001fff
#define HDMI_HPD_CTRL_TIMEOUT__SHIFT				0
static inline uint32_t HDMI_HPD_CTRL_TIMEOUT(uint32_t val)
{
	return ((val) << HDMI_HPD_CTRL_TIMEOUT__SHIFT) & HDMI_HPD_CTRL_TIMEOUT__MASK;
}
#define HDMI_HPD_CTRL_ENABLE					0x10000000

#define REG_HDMI_DDC_REF					0x0000027c
#define HDMI_DDC_REF_REFTIMER_ENABLE				0x00010000
#define HDMI_DDC_REF_REFTIMER__MASK				0x0000ffff
#define HDMI_DDC_REF_REFTIMER__SHIFT				0
static inline uint32_t HDMI_DDC_REF_REFTIMER(uint32_t val)
{
	return ((val) << HDMI_DDC_REF_REFTIMER__SHIFT) & HDMI_DDC_REF_REFTIMER__MASK;
}

#define REG_HDMI_HDCP_SW_UPPER_AKSV				0x00000284

#define REG_HDMI_HDCP_SW_LOWER_AKSV				0x00000288

#define REG_HDMI_CEC_CTRL					0x0000028c

#define REG_HDMI_CEC_WR_DATA					0x00000290

#define REG_HDMI_CEC_CEC_RETRANSMIT				0x00000294

#define REG_HDMI_CEC_STATUS					0x00000298

#define REG_HDMI_CEC_INT					0x0000029c

#define REG_HDMI_CEC_ADDR					0x000002a0

#define REG_HDMI_CEC_TIME					0x000002a4

#define REG_HDMI_CEC_REFTIMER					0x000002a8

#define REG_HDMI_CEC_RD_DATA					0x000002ac

#define REG_HDMI_CEC_RD_FILTER					0x000002b0

#define REG_HDMI_ACTIVE_HSYNC					0x000002b4
#define HDMI_ACTIVE_HSYNC_START__MASK				0x00001fff
#define HDMI_ACTIVE_HSYNC_START__SHIFT				0
static inline uint32_t HDMI_ACTIVE_HSYNC_START(uint32_t val)
{
	return ((val) << HDMI_ACTIVE_HSYNC_START__SHIFT) & HDMI_ACTIVE_HSYNC_START__MASK;
}
#define HDMI_ACTIVE_HSYNC_END__MASK				0x0fff0000
#define HDMI_ACTIVE_HSYNC_END__SHIFT				16
static inline uint32_t HDMI_ACTIVE_HSYNC_END(uint32_t val)
{
	return ((val) << HDMI_ACTIVE_HSYNC_END__SHIFT) & HDMI_ACTIVE_HSYNC_END__MASK;
}

#define REG_HDMI_ACTIVE_VSYNC					0x000002b8
#define HDMI_ACTIVE_VSYNC_START__MASK				0x00001fff
#define HDMI_ACTIVE_VSYNC_START__SHIFT				0
static inline uint32_t HDMI_ACTIVE_VSYNC_START(uint32_t val)
{
	return ((val) << HDMI_ACTIVE_VSYNC_START__SHIFT) & HDMI_ACTIVE_VSYNC_START__MASK;
}
#define HDMI_ACTIVE_VSYNC_END__MASK				0x1fff0000
#define HDMI_ACTIVE_VSYNC_END__SHIFT				16
static inline uint32_t HDMI_ACTIVE_VSYNC_END(uint32_t val)
{
	return ((val) << HDMI_ACTIVE_VSYNC_END__SHIFT) & HDMI_ACTIVE_VSYNC_END__MASK;
}

#define REG_HDMI_VSYNC_ACTIVE_F2				0x000002bc
#define HDMI_VSYNC_ACTIVE_F2_START__MASK			0x00001fff
#define HDMI_VSYNC_ACTIVE_F2_START__SHIFT			0
static inline uint32_t HDMI_VSYNC_ACTIVE_F2_START(uint32_t val)
{
	return ((val) << HDMI_VSYNC_ACTIVE_F2_START__SHIFT) & HDMI_VSYNC_ACTIVE_F2_START__MASK;
}
#define HDMI_VSYNC_ACTIVE_F2_END__MASK				0x1fff0000
#define HDMI_VSYNC_ACTIVE_F2_END__SHIFT				16
static inline uint32_t HDMI_VSYNC_ACTIVE_F2_END(uint32_t val)
{
	return ((val) << HDMI_VSYNC_ACTIVE_F2_END__SHIFT) & HDMI_VSYNC_ACTIVE_F2_END__MASK;
}

#define REG_HDMI_TOTAL						0x000002c0
#define HDMI_TOTAL_H_TOTAL__MASK				0x00001fff
#define HDMI_TOTAL_H_TOTAL__SHIFT				0
static inline uint32_t HDMI_TOTAL_H_TOTAL(uint32_t val)
{
	return ((val) << HDMI_TOTAL_H_TOTAL__SHIFT) & HDMI_TOTAL_H_TOTAL__MASK;
}
#define HDMI_TOTAL_V_TOTAL__MASK				0x1fff0000
#define HDMI_TOTAL_V_TOTAL__SHIFT				16
static inline uint32_t HDMI_TOTAL_V_TOTAL(uint32_t val)
{
	return ((val) << HDMI_TOTAL_V_TOTAL__SHIFT) & HDMI_TOTAL_V_TOTAL__MASK;
}

#define REG_HDMI_VSYNC_TOTAL_F2					0x000002c4
#define HDMI_VSYNC_TOTAL_F2_V_TOTAL__MASK			0x00001fff
#define HDMI_VSYNC_TOTAL_F2_V_TOTAL__SHIFT			0
static inline uint32_t HDMI_VSYNC_TOTAL_F2_V_TOTAL(uint32_t val)
{
	return ((val) << HDMI_VSYNC_TOTAL_F2_V_TOTAL__SHIFT) & HDMI_VSYNC_TOTAL_F2_V_TOTAL__MASK;
}

#define REG_HDMI_FRAME_CTRL					0x000002c8
#define HDMI_FRAME_CTRL_RGB_MUX_SEL_BGR				0x00001000
#define HDMI_FRAME_CTRL_VSYNC_LOW				0x10000000
#define HDMI_FRAME_CTRL_HSYNC_LOW				0x20000000
#define HDMI_FRAME_CTRL_INTERLACED_EN				0x80000000

#define REG_HDMI_AUD_INT					0x000002cc
#define HDMI_AUD_INT_AUD_FIFO_URUN_INT				0x00000001
#define HDMI_AUD_INT_AUD_FIFO_URAN_MASK				0x00000002
#define HDMI_AUD_INT_AUD_SAM_DROP_INT				0x00000004
#define HDMI_AUD_INT_AUD_SAM_DROP_MASK				0x00000008

#define REG_HDMI_PHY_CTRL					0x000002d4
#define HDMI_PHY_CTRL_SW_RESET_PLL				0x00000001
#define HDMI_PHY_CTRL_SW_RESET_PLL_LOW				0x00000002
#define HDMI_PHY_CTRL_SW_RESET					0x00000004
#define HDMI_PHY_CTRL_SW_RESET_LOW				0x00000008

#define REG_HDMI_CEC_WR_RANGE					0x000002dc

#define REG_HDMI_CEC_RD_RANGE					0x000002e0

#define REG_HDMI_VERSION					0x000002e4

#define REG_HDMI_CEC_COMPL_CTL					0x00000360

#define REG_HDMI_CEC_RD_START_RANGE				0x00000364

#define REG_HDMI_CEC_RD_TOTAL_RANGE				0x00000368

#define REG_HDMI_CEC_RD_ERR_RESP_LO				0x0000036c

#define REG_HDMI_CEC_WR_CHECK_CONFIG				0x00000370

#define REG_HDMI_8x60_PHY_REG0					0x00000000
#define HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__MASK			0x0000001c
#define HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__SHIFT		2
static inline uint32_t HDMI_8x60_PHY_REG0_DESER_DEL_CTRL(uint32_t val)
{
	return ((val) << HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__SHIFT) & HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__MASK;
}

#define REG_HDMI_8x60_PHY_REG1					0x00000004
#define HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__MASK			0x000000f0
#define HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__SHIFT			4
static inline uint32_t HDMI_8x60_PHY_REG1_DTEST_MUX_SEL(uint32_t val)
{
	return ((val) << HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__SHIFT) & HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__MASK;
}
#define HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__MASK		0x0000000f
#define HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__SHIFT		0
static inline uint32_t HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL(uint32_t val)
{
	return ((val) << HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__SHIFT) & HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__MASK;
}

#define REG_HDMI_8x60_PHY_REG2					0x00000008
#define HDMI_8x60_PHY_REG2_PD_DESER				0x00000001
#define HDMI_8x60_PHY_REG2_PD_DRIVE_1				0x00000002
#define HDMI_8x60_PHY_REG2_PD_DRIVE_2				0x00000004
#define HDMI_8x60_PHY_REG2_PD_DRIVE_3				0x00000008
#define HDMI_8x60_PHY_REG2_PD_DRIVE_4				0x00000010
#define HDMI_8x60_PHY_REG2_PD_PLL				0x00000020
#define HDMI_8x60_PHY_REG2_PD_PWRGEN				0x00000040
#define HDMI_8x60_PHY_REG2_RCV_SENSE_EN				0x00000080

#define REG_HDMI_8x60_PHY_REG3					0x0000000c
#define HDMI_8x60_PHY_REG3_PLL_ENABLE				0x00000001

#define REG_HDMI_8x60_PHY_REG4					0x00000010

#define REG_HDMI_8x60_PHY_REG5					0x00000014

#define REG_HDMI_8x60_PHY_REG6					0x00000018

#define REG_HDMI_8x60_PHY_REG7					0x0000001c

#define REG_HDMI_8x60_PHY_REG8					0x00000020

#define REG_HDMI_8x60_PHY_REG9					0x00000024

#define REG_HDMI_8x60_PHY_REG10					0x00000028

#define REG_HDMI_8x60_PHY_REG11					0x0000002c

#define REG_HDMI_8x60_PHY_REG12					0x00000030
#define HDMI_8x60_PHY_REG12_RETIMING_EN				0x00000001
#define HDMI_8x60_PHY_REG12_PLL_LOCK_DETECT_EN			0x00000002
#define HDMI_8x60_PHY_REG12_FORCE_LOCK				0x00000010

#define REG_HDMI_8960_PHY_REG0					0x00000000

#define REG_HDMI_8960_PHY_REG1					0x00000004

#define REG_HDMI_8960_PHY_REG2					0x00000008

#define REG_HDMI_8960_PHY_REG3					0x0000000c

#define REG_HDMI_8960_PHY_REG4					0x00000010

#define REG_HDMI_8960_PHY_REG5					0x00000014

#define REG_HDMI_8960_PHY_REG6					0x00000018

#define REG_HDMI_8960_PHY_REG7					0x0000001c

#define REG_HDMI_8960_PHY_REG8					0x00000020

#define REG_HDMI_8960_PHY_REG9					0x00000024

#define REG_HDMI_8960_PHY_REG10					0x00000028

#define REG_HDMI_8960_PHY_REG11					0x0000002c

#define REG_HDMI_8960_PHY_REG12					0x00000030
#define HDMI_8960_PHY_REG12_SW_RESET				0x00000020
#define HDMI_8960_PHY_REG12_PWRDN_B				0x00000080

#define REG_HDMI_8960_PHY_REG_BIST_CFG				0x00000034

#define REG_HDMI_8960_PHY_DEBUG_BUS_SEL				0x00000038

#define REG_HDMI_8960_PHY_REG_MISC0				0x0000003c

#define REG_HDMI_8960_PHY_REG13					0x00000040

#define REG_HDMI_8960_PHY_REG14					0x00000044

#define REG_HDMI_8960_PHY_REG15					0x00000048

#define REG_HDMI_8960_PHY_PLL_REFCLK_CFG			0x00000000

#define REG_HDMI_8960_PHY_PLL_CHRG_PUMP_CFG			0x00000004

#define REG_HDMI_8960_PHY_PLL_LOOP_FLT_CFG0			0x00000008

#define REG_HDMI_8960_PHY_PLL_LOOP_FLT_CFG1			0x0000000c

#define REG_HDMI_8960_PHY_PLL_IDAC_ADJ_CFG			0x00000010

#define REG_HDMI_8960_PHY_PLL_I_VI_KVCO_CFG			0x00000014

#define REG_HDMI_8960_PHY_PLL_PWRDN_B				0x00000018
#define HDMI_8960_PHY_PLL_PWRDN_B_PD_PLL			0x00000002
#define HDMI_8960_PHY_PLL_PWRDN_B_PLL_PWRDN_B			0x00000008

#define REG_HDMI_8960_PHY_PLL_SDM_CFG0				0x0000001c

#define REG_HDMI_8960_PHY_PLL_SDM_CFG1				0x00000020

#define REG_HDMI_8960_PHY_PLL_SDM_CFG2				0x00000024

#define REG_HDMI_8960_PHY_PLL_SDM_CFG3				0x00000028

#define REG_HDMI_8960_PHY_PLL_SDM_CFG4				0x0000002c

#define REG_HDMI_8960_PHY_PLL_SSC_CFG0				0x00000030

#define REG_HDMI_8960_PHY_PLL_SSC_CFG1				0x00000034

#define REG_HDMI_8960_PHY_PLL_SSC_CFG2				0x00000038

#define REG_HDMI_8960_PHY_PLL_SSC_CFG3				0x0000003c

#define REG_HDMI_8960_PHY_PLL_LOCKDET_CFG0			0x00000040

#define REG_HDMI_8960_PHY_PLL_LOCKDET_CFG1			0x00000044

#define REG_HDMI_8960_PHY_PLL_LOCKDET_CFG2			0x00000048

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG0			0x0000004c

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG1			0x00000050

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG2			0x00000054

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG3			0x00000058

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG4			0x0000005c

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG5			0x00000060

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG6			0x00000064

#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG7			0x00000068

#define REG_HDMI_8960_PHY_PLL_DEBUG_SEL				0x0000006c

#define REG_HDMI_8960_PHY_PLL_MISC0				0x00000070

#define REG_HDMI_8960_PHY_PLL_MISC1				0x00000074

#define REG_HDMI_8960_PHY_PLL_MISC2				0x00000078

#define REG_HDMI_8960_PHY_PLL_MISC3				0x0000007c

#define REG_HDMI_8960_PHY_PLL_MISC4				0x00000080

#define REG_HDMI_8960_PHY_PLL_MISC5				0x00000084

#define REG_HDMI_8960_PHY_PLL_MISC6				0x00000088

#define REG_HDMI_8960_PHY_PLL_DEBUG_BUS0			0x0000008c

#define REG_HDMI_8960_PHY_PLL_DEBUG_BUS1			0x00000090

#define REG_HDMI_8960_PHY_PLL_DEBUG_BUS2			0x00000094

#define REG_HDMI_8960_PHY_PLL_STATUS0				0x00000098
#define HDMI_8960_PHY_PLL_STATUS0_PLL_LOCK			0x00000001

#define REG_HDMI_8960_PHY_PLL_STATUS1				0x0000009c

#define REG_HDMI_8x74_ANA_CFG0					0x00000000

#define REG_HDMI_8x74_ANA_CFG1					0x00000004

#define REG_HDMI_8x74_PD_CTRL0					0x00000010

#define REG_HDMI_8x74_PD_CTRL1					0x00000014

#define REG_HDMI_8x74_BIST_CFG0					0x00000034

#define REG_HDMI_8x74_BIST_PATN0				0x0000003c

#define REG_HDMI_8x74_BIST_PATN1				0x00000040

#define REG_HDMI_8x74_BIST_PATN2				0x00000044

#define REG_HDMI_8x74_BIST_PATN3				0x00000048

#define REG_HDMI_28nm_PHY_PLL_REFCLK_CFG			0x00000000

#define REG_HDMI_28nm_PHY_PLL_POSTDIV1_CFG			0x00000004

#define REG_HDMI_28nm_PHY_PLL_CHGPUMP_CFG			0x00000008

#define REG_HDMI_28nm_PHY_PLL_VCOLPF_CFG			0x0000000c

#define REG_HDMI_28nm_PHY_PLL_VREG_CFG				0x00000010

#define REG_HDMI_28nm_PHY_PLL_PWRGEN_CFG			0x00000014

#define REG_HDMI_28nm_PHY_PLL_DMUX_CFG				0x00000018

#define REG_HDMI_28nm_PHY_PLL_AMUX_CFG				0x0000001c

#define REG_HDMI_28nm_PHY_PLL_GLB_CFG				0x00000020
#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_PWRDN_B			0x00000001
#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_LDO_PWRDN_B		0x00000002
#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_PWRGEN_PWRDN_B		0x00000004
#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_ENABLE			0x00000008

#define REG_HDMI_28nm_PHY_PLL_POSTDIV2_CFG			0x00000024

#define REG_HDMI_28nm_PHY_PLL_POSTDIV3_CFG			0x00000028

#define REG_HDMI_28nm_PHY_PLL_LPFR_CFG				0x0000002c

#define REG_HDMI_28nm_PHY_PLL_LPFC1_CFG				0x00000030

#define REG_HDMI_28nm_PHY_PLL_LPFC2_CFG				0x00000034

#define REG_HDMI_28nm_PHY_PLL_SDM_CFG0				0x00000038

#define REG_HDMI_28nm_PHY_PLL_SDM_CFG1				0x0000003c

#define REG_HDMI_28nm_PHY_PLL_SDM_CFG2				0x00000040

#define REG_HDMI_28nm_PHY_PLL_SDM_CFG3				0x00000044

#define REG_HDMI_28nm_PHY_PLL_SDM_CFG4				0x00000048

#define REG_HDMI_28nm_PHY_PLL_SSC_CFG0				0x0000004c

#define REG_HDMI_28nm_PHY_PLL_SSC_CFG1				0x00000050

#define REG_HDMI_28nm_PHY_PLL_SSC_CFG2				0x00000054

#define REG_HDMI_28nm_PHY_PLL_SSC_CFG3				0x00000058

#define REG_HDMI_28nm_PHY_PLL_LKDET_CFG0			0x0000005c

#define REG_HDMI_28nm_PHY_PLL_LKDET_CFG1			0x00000060

#define REG_HDMI_28nm_PHY_PLL_LKDET_CFG2			0x00000064

#define REG_HDMI_28nm_PHY_PLL_TEST_CFG				0x00000068
#define HDMI_28nm_PHY_PLL_TEST_CFG_PLL_SW_RESET			0x00000001

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG0				0x0000006c

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG1				0x00000070

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG2				0x00000074

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG3				0x00000078

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG4				0x0000007c

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG5				0x00000080

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG6				0x00000084

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG7				0x00000088

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG8				0x0000008c

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG9				0x00000090

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG10				0x00000094

#define REG_HDMI_28nm_PHY_PLL_CAL_CFG11				0x00000098

#define REG_HDMI_28nm_PHY_PLL_EFUSE_CFG				0x0000009c

#define REG_HDMI_28nm_PHY_PLL_DEBUG_BUS_SEL			0x000000a0

#define REG_HDMI_8996_PHY_CFG					0x00000000

#define REG_HDMI_8996_PHY_PD_CTL				0x00000004

#define REG_HDMI_8996_PHY_MODE					0x00000008

#define REG_HDMI_8996_PHY_MISR_CLEAR				0x0000000c

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_CFG0			0x00000010

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_CFG1			0x00000014

#define REG_HDMI_8996_PHY_TX0_TX1_PRBS_SEED_BYTE0		0x00000018

#define REG_HDMI_8996_PHY_TX0_TX1_PRBS_SEED_BYTE1		0x0000001c

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_PATTERN0			0x00000020

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_PATTERN1			0x00000024

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_CFG0			0x00000028

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_CFG1			0x0000002c

#define REG_HDMI_8996_PHY_TX2_TX3_PRBS_SEED_BYTE0		0x00000030

#define REG_HDMI_8996_PHY_TX2_TX3_PRBS_SEED_BYTE1		0x00000034

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_PATTERN0			0x00000038

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_PATTERN1			0x0000003c

#define REG_HDMI_8996_PHY_DEBUG_BUS_SEL				0x00000040

#define REG_HDMI_8996_PHY_TXCAL_CFG0				0x00000044

#define REG_HDMI_8996_PHY_TXCAL_CFG1				0x00000048

#define REG_HDMI_8996_PHY_TX0_TX1_LANE_CTL			0x0000004c

#define REG_HDMI_8996_PHY_TX2_TX3_LANE_CTL			0x00000050

#define REG_HDMI_8996_PHY_LANE_BIST_CONFIG			0x00000054

#define REG_HDMI_8996_PHY_CLOCK					0x00000058

#define REG_HDMI_8996_PHY_MISC1					0x0000005c

#define REG_HDMI_8996_PHY_MISC2					0x00000060

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS0			0x00000064

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS1			0x00000068

#define REG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS2			0x0000006c

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS0			0x00000070

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS1			0x00000074

#define REG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS2			0x00000078

#define REG_HDMI_8996_PHY_PRE_MISR_STATUS0			0x0000007c

#define REG_HDMI_8996_PHY_PRE_MISR_STATUS1			0x00000080

#define REG_HDMI_8996_PHY_PRE_MISR_STATUS2			0x00000084

#define REG_HDMI_8996_PHY_PRE_MISR_STATUS3			0x00000088

#define REG_HDMI_8996_PHY_POST_MISR_STATUS0			0x0000008c

#define REG_HDMI_8996_PHY_POST_MISR_STATUS1			0x00000090

#define REG_HDMI_8996_PHY_POST_MISR_STATUS2			0x00000094

#define REG_HDMI_8996_PHY_POST_MISR_STATUS3			0x00000098

#define REG_HDMI_8996_PHY_STATUS				0x0000009c

#define REG_HDMI_8996_PHY_MISC3_STATUS				0x000000a0

#define REG_HDMI_8996_PHY_MISC4_STATUS				0x000000a4

#define REG_HDMI_8996_PHY_DEBUG_BUS0				0x000000a8

#define REG_HDMI_8996_PHY_DEBUG_BUS1				0x000000ac

#define REG_HDMI_8996_PHY_DEBUG_BUS2				0x000000b0

#define REG_HDMI_8996_PHY_DEBUG_BUS3				0x000000b4

#define REG_HDMI_8996_PHY_PHY_REVISION_ID0			0x000000b8

#define REG_HDMI_8996_PHY_PHY_REVISION_ID1			0x000000bc

#define REG_HDMI_8996_PHY_PHY_REVISION_ID2			0x000000c0

#define REG_HDMI_8996_PHY_PHY_REVISION_ID3			0x000000c4

#define REG_HDMI_PHY_QSERDES_COM_ATB_SEL1			0x00000000

#define REG_HDMI_PHY_QSERDES_COM_ATB_SEL2			0x00000004

#define REG_HDMI_PHY_QSERDES_COM_FREQ_UPDATE			0x00000008

#define REG_HDMI_PHY_QSERDES_COM_BG_TIMER			0x0000000c

#define REG_HDMI_PHY_QSERDES_COM_SSC_EN_CENTER			0x00000010

#define REG_HDMI_PHY_QSERDES_COM_SSC_ADJ_PER1			0x00000014

#define REG_HDMI_PHY_QSERDES_COM_SSC_ADJ_PER2			0x00000018

#define REG_HDMI_PHY_QSERDES_COM_SSC_PER1			0x0000001c

#define REG_HDMI_PHY_QSERDES_COM_SSC_PER2			0x00000020

#define REG_HDMI_PHY_QSERDES_COM_SSC_STEP_SIZE1			0x00000024

#define REG_HDMI_PHY_QSERDES_COM_SSC_STEP_SIZE2			0x00000028

#define REG_HDMI_PHY_QSERDES_COM_POST_DIV			0x0000002c

#define REG_HDMI_PHY_QSERDES_COM_POST_DIV_MUX			0x00000030

#define REG_HDMI_PHY_QSERDES_COM_BIAS_EN_CLKBUFLR_EN		0x00000034

#define REG_HDMI_PHY_QSERDES_COM_CLK_ENABLE1			0x00000038

#define REG_HDMI_PHY_QSERDES_COM_SYS_CLK_CTRL			0x0000003c

#define REG_HDMI_PHY_QSERDES_COM_SYSCLK_BUF_ENABLE		0x00000040

#define REG_HDMI_PHY_QSERDES_COM_PLL_EN				0x00000044

#define REG_HDMI_PHY_QSERDES_COM_PLL_IVCO			0x00000048

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE0		0x0000004c

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE0		0x00000050

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE0		0x00000054

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE1		0x00000058

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE1		0x0000005c

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE1		0x00000060

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE2		0x00000064

#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD0			0x00000064

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE2		0x00000068

#define REG_HDMI_PHY_QSERDES_COM_EP_CLOCK_DETECT_CTRL		0x00000068

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE2		0x0000006c

#define REG_HDMI_PHY_QSERDES_COM_SYSCLK_DET_COMP_STATUS		0x0000006c

#define REG_HDMI_PHY_QSERDES_COM_BG_TRIM			0x00000070

#define REG_HDMI_PHY_QSERDES_COM_CLK_EP_DIV			0x00000074

#define REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE0			0x00000078

#define REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE1			0x0000007c

#define REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE2			0x00000080

#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD1			0x00000080

#define REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE0		0x00000084

#define REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE1		0x00000088

#define REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE2		0x0000008c

#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD2			0x0000008c

#define REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE0		0x00000090

#define REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE1		0x00000094

#define REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE2		0x00000098

#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD3			0x00000098

#define REG_HDMI_PHY_QSERDES_COM_PLL_CNTRL			0x0000009c

#define REG_HDMI_PHY_QSERDES_COM_PHASE_SEL_CTRL			0x000000a0

#define REG_HDMI_PHY_QSERDES_COM_PHASE_SEL_DC			0x000000a4

#define REG_HDMI_PHY_QSERDES_COM_CORE_CLK_IN_SYNC_SEL		0x000000a8

#define REG_HDMI_PHY_QSERDES_COM_BIAS_EN_CTRL_BY_PSM		0x000000a8

#define REG_HDMI_PHY_QSERDES_COM_SYSCLK_EN_SEL			0x000000ac

#define REG_HDMI_PHY_QSERDES_COM_CML_SYSCLK_SEL			0x000000b0

#define REG_HDMI_PHY_QSERDES_COM_RESETSM_CNTRL			0x000000b4

#define REG_HDMI_PHY_QSERDES_COM_RESETSM_CNTRL2			0x000000b8

#define REG_HDMI_PHY_QSERDES_COM_RESTRIM_CTRL			0x000000bc

#define REG_HDMI_PHY_QSERDES_COM_RESTRIM_CTRL2			0x000000c0

#define REG_HDMI_PHY_QSERDES_COM_RESCODE_DIV_NUM		0x000000c4

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP_EN			0x000000c8

#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP_CFG			0x000000cc

#define REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE0		0x000000d0

#define REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE1		0x000000d4

#define REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE2		0x000000d8

#define REG_HDMI_PHY_QSERDES_COM_VCOCAL_DEADMAN_CTRL		0x000000d8

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE0		0x000000dc

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE0		0x000000e0

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE0		0x000000e4

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE1		0x000000e8

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE1		0x000000ec

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE1		0x000000f0

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE2		0x000000f4

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MINVAL1		0x000000f4

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE2		0x000000f8

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MINVAL2		0x000000f8

#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE2		0x000000fc

#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD4			0x000000fc

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_INITVAL		0x00000100

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_EN			0x00000104

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE0		0x00000108

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE0		0x0000010c

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE1		0x00000110

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE1		0x00000114

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE2		0x00000118

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAXVAL1		0x00000118

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE2		0x0000011c

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAXVAL2		0x0000011c

#define REG_HDMI_PHY_QSERDES_COM_RES_TRIM_CONTROL2		0x00000120

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_CTRL			0x00000124

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAP			0x00000128

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE1_MODE0		0x0000012c

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE2_MODE0		0x00000130

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE1_MODE1		0x00000134

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE2_MODE1		0x00000138

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE1_MODE2		0x0000013c

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_INITVAL1		0x0000013c

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE2_MODE2		0x00000140

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_INITVAL2		0x00000140

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_TIMER1		0x00000144

#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_TIMER2		0x00000148

#define REG_HDMI_PHY_QSERDES_COM_SAR				0x0000014c

#define REG_HDMI_PHY_QSERDES_COM_SAR_CLK			0x00000150

#define REG_HDMI_PHY_QSERDES_COM_SAR_CODE_OUT_STATUS		0x00000154

#define REG_HDMI_PHY_QSERDES_COM_SAR_CODE_READY_STATUS		0x00000158

#define REG_HDMI_PHY_QSERDES_COM_CMN_STATUS			0x0000015c

#define REG_HDMI_PHY_QSERDES_COM_RESET_SM_STATUS		0x00000160

#define REG_HDMI_PHY_QSERDES_COM_RESTRIM_CODE_STATUS		0x00000164

#define REG_HDMI_PHY_QSERDES_COM_PLLCAL_CODE1_STATUS		0x00000168

#define REG_HDMI_PHY_QSERDES_COM_PLLCAL_CODE2_STATUS		0x0000016c

#define REG_HDMI_PHY_QSERDES_COM_BG_CTRL			0x00000170

#define REG_HDMI_PHY_QSERDES_COM_CLK_SELECT			0x00000174

#define REG_HDMI_PHY_QSERDES_COM_HSCLK_SEL			0x00000178

#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_BINCODE_STATUS	0x0000017c

#define REG_HDMI_PHY_QSERDES_COM_PLL_ANALOG			0x00000180

#define REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV			0x00000184

#define REG_HDMI_PHY_QSERDES_COM_SW_RESET			0x00000188

#define REG_HDMI_PHY_QSERDES_COM_CORE_CLK_EN			0x0000018c

#define REG_HDMI_PHY_QSERDES_COM_C_READY_STATUS			0x00000190

#define REG_HDMI_PHY_QSERDES_COM_CMN_CONFIG			0x00000194

#define REG_HDMI_PHY_QSERDES_COM_CMN_RATE_OVERRIDE		0x00000198

#define REG_HDMI_PHY_QSERDES_COM_SVS_MODE_CLK_SEL		0x0000019c

#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS0			0x000001a0

#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS1			0x000001a4

#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS2			0x000001a8

#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS3			0x000001ac

#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS_SEL			0x000001b0

#define REG_HDMI_PHY_QSERDES_COM_CMN_MISC1			0x000001b4

#define REG_HDMI_PHY_QSERDES_COM_CMN_MISC2			0x000001b8

#define REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV_MODE1		0x000001bc

#define REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV_MODE2		0x000001c0

#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD5			0x000001c4

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_MODE_LANENO		0x00000000

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_INVERT			0x00000004

#define REG_HDMI_PHY_QSERDES_TX_LX_CLKBUF_ENABLE		0x00000008

#define REG_HDMI_PHY_QSERDES_TX_LX_CMN_CONTROL_ONE		0x0000000c

#define REG_HDMI_PHY_QSERDES_TX_LX_CMN_CONTROL_TWO		0x00000010

#define REG_HDMI_PHY_QSERDES_TX_LX_CMN_CONTROL_THREE		0x00000014

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_EMP_POST1_LVL		0x00000018

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_POST2_EMPH		0x0000001c

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_BOOST_LVL_UP_DN		0x00000020

#define REG_HDMI_PHY_QSERDES_TX_LX_HP_PD_ENABLES		0x00000024

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_IDLE_LVL_LARGE_AMP	0x00000028

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL			0x0000002c

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL_OFFSET		0x00000030

#define REG_HDMI_PHY_QSERDES_TX_LX_RESET_TSYNC_EN		0x00000034

#define REG_HDMI_PHY_QSERDES_TX_LX_PRE_STALL_LDO_BOOST_EN	0x00000038

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_BAND			0x0000003c

#define REG_HDMI_PHY_QSERDES_TX_LX_SLEW_CNTL			0x00000040

#define REG_HDMI_PHY_QSERDES_TX_LX_INTERFACE_SELECT		0x00000044

#define REG_HDMI_PHY_QSERDES_TX_LX_LPB_EN			0x00000048

#define REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_TX		0x0000004c

#define REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_RX		0x00000050

#define REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_OFFSET		0x00000054

#define REG_HDMI_PHY_QSERDES_TX_LX_PERL_LENGTH1			0x00000058

#define REG_HDMI_PHY_QSERDES_TX_LX_PERL_LENGTH2			0x0000005c

#define REG_HDMI_PHY_QSERDES_TX_LX_SERDES_BYP_EN_OUT		0x00000060

#define REG_HDMI_PHY_QSERDES_TX_LX_DEBUG_BUS_SEL		0x00000064

#define REG_HDMI_PHY_QSERDES_TX_LX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN	0x00000068

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_POL_INV			0x0000006c

#define REG_HDMI_PHY_QSERDES_TX_LX_PARRATE_REC_DETECT_IDLE_EN	0x00000070

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN1		0x00000074

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN2		0x00000078

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN3		0x0000007c

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN4		0x00000080

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN5		0x00000084

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN6		0x00000088

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN7		0x0000008c

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN8		0x00000090

#define REG_HDMI_PHY_QSERDES_TX_LX_LANE_MODE			0x00000094

#define REG_HDMI_PHY_QSERDES_TX_LX_IDAC_CAL_LANE_MODE		0x00000098

#define REG_HDMI_PHY_QSERDES_TX_LX_IDAC_CAL_LANE_MODE_CONFIGURATION	0x0000009c

#define REG_HDMI_PHY_QSERDES_TX_LX_ATB_SEL1			0x000000a0

#define REG_HDMI_PHY_QSERDES_TX_LX_ATB_SEL2			0x000000a4

#define REG_HDMI_PHY_QSERDES_TX_LX_RCV_DETECT_LVL		0x000000a8

#define REG_HDMI_PHY_QSERDES_TX_LX_RCV_DETECT_LVL_2		0x000000ac

#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED1			0x000000b0

#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED2			0x000000b4

#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED3			0x000000b8

#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED4			0x000000bc

#define REG_HDMI_PHY_QSERDES_TX_LX_RESET_GEN			0x000000c0

#define REG_HDMI_PHY_QSERDES_TX_LX_RESET_GEN_MUXES		0x000000c4

#define REG_HDMI_PHY_QSERDES_TX_LX_TRAN_DRVR_EMP_EN		0x000000c8

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_INTERFACE_MODE		0x000000cc

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_CTRL			0x000000d0

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_ENCODED_OR_DATA		0x000000d4

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_1_DIVIDER_BAND2	0x000000d8

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_2_DIVIDER_BAND2	0x000000dc

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_3_DIVIDER_BAND2	0x000000e0

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_4_DIVIDER_BAND2	0x000000e4

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_1_DIVIDER_BAND0_1	0x000000e8

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_2_DIVIDER_BAND0_1	0x000000ec

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_3_DIVIDER_BAND0_1	0x000000f0

#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_4_DIVIDER_BAND0_1	0x000000f4

#define REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL1			0x000000f8

#define REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL2			0x000000fc

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_ALOG_INTF_OBSV_CNTL	0x00000100

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_STATUS			0x00000104

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_ERROR_COUNT1		0x00000108

#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_ERROR_COUNT2		0x0000010c

#define REG_HDMI_PHY_QSERDES_TX_LX_TX_ALOG_INTF_OBSV		0x00000110


#endif /* HDMI_XML */