xref: /OK3568_Linux_fs/kernel/drivers/clk/meson/Kconfig (revision 4882a59341e53eb6f0b4789bf948001014eff981)
1*4882a593Smuzhiyun# SPDX-License-Identifier: GPL-2.0-only
2*4882a593Smuzhiyunmenu "Clock support for Amlogic platforms"
3*4882a593Smuzhiyun	depends on ARCH_MESON || COMPILE_TEST
4*4882a593Smuzhiyun
5*4882a593Smuzhiyunconfig COMMON_CLK_MESON_REGMAP
6*4882a593Smuzhiyun	tristate
7*4882a593Smuzhiyun	select REGMAP
8*4882a593Smuzhiyun
9*4882a593Smuzhiyunconfig COMMON_CLK_MESON_DUALDIV
10*4882a593Smuzhiyun	tristate
11*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
12*4882a593Smuzhiyun
13*4882a593Smuzhiyunconfig COMMON_CLK_MESON_MPLL
14*4882a593Smuzhiyun	tristate
15*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
16*4882a593Smuzhiyun
17*4882a593Smuzhiyunconfig COMMON_CLK_MESON_PHASE
18*4882a593Smuzhiyun	tristate
19*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
20*4882a593Smuzhiyun
21*4882a593Smuzhiyunconfig COMMON_CLK_MESON_PLL
22*4882a593Smuzhiyun	tristate
23*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
24*4882a593Smuzhiyun
25*4882a593Smuzhiyunconfig COMMON_CLK_MESON_SCLK_DIV
26*4882a593Smuzhiyun	tristate
27*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
28*4882a593Smuzhiyun
29*4882a593Smuzhiyunconfig COMMON_CLK_MESON_VID_PLL_DIV
30*4882a593Smuzhiyun	tristate
31*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
32*4882a593Smuzhiyun
33*4882a593Smuzhiyunconfig COMMON_CLK_MESON_AO_CLKC
34*4882a593Smuzhiyun	tristate
35*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
36*4882a593Smuzhiyun	select RESET_CONTROLLER
37*4882a593Smuzhiyun
38*4882a593Smuzhiyunconfig COMMON_CLK_MESON_EE_CLKC
39*4882a593Smuzhiyun	tristate
40*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
41*4882a593Smuzhiyun
42*4882a593Smuzhiyunconfig COMMON_CLK_MESON_CPU_DYNDIV
43*4882a593Smuzhiyun	tristate
44*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
45*4882a593Smuzhiyun
46*4882a593Smuzhiyunconfig COMMON_CLK_MESON8B
47*4882a593Smuzhiyun	bool "Meson8 SoC Clock controller support"
48*4882a593Smuzhiyun	depends on ARM
49*4882a593Smuzhiyun	default y
50*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
51*4882a593Smuzhiyun	select COMMON_CLK_MESON_MPLL
52*4882a593Smuzhiyun	select COMMON_CLK_MESON_PLL
53*4882a593Smuzhiyun	select MFD_SYSCON
54*4882a593Smuzhiyun	select RESET_CONTROLLER
55*4882a593Smuzhiyun	help
56*4882a593Smuzhiyun	  Support for the clock controller on AmLogic S802 (Meson8),
57*4882a593Smuzhiyun	  S805 (Meson8b) and S812 (Meson8m2) devices. Say Y if you
58*4882a593Smuzhiyun	  want peripherals and CPU frequency scaling to work.
59*4882a593Smuzhiyun
60*4882a593Smuzhiyunconfig COMMON_CLK_GXBB
61*4882a593Smuzhiyun	tristate "GXBB and GXL SoC clock controllers support"
62*4882a593Smuzhiyun	depends on ARM64
63*4882a593Smuzhiyun	default y
64*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
65*4882a593Smuzhiyun	select COMMON_CLK_MESON_DUALDIV
66*4882a593Smuzhiyun	select COMMON_CLK_MESON_VID_PLL_DIV
67*4882a593Smuzhiyun	select COMMON_CLK_MESON_MPLL
68*4882a593Smuzhiyun	select COMMON_CLK_MESON_PLL
69*4882a593Smuzhiyun	select COMMON_CLK_MESON_AO_CLKC
70*4882a593Smuzhiyun	select COMMON_CLK_MESON_EE_CLKC
71*4882a593Smuzhiyun	select MFD_SYSCON
72*4882a593Smuzhiyun	help
73*4882a593Smuzhiyun	  Support for the clock controller on AmLogic S905 devices, aka gxbb.
74*4882a593Smuzhiyun	  Say Y if you want peripherals and CPU frequency scaling to work.
75*4882a593Smuzhiyun
76*4882a593Smuzhiyunconfig COMMON_CLK_AXG
77*4882a593Smuzhiyun	tristate "AXG SoC clock controllers support"
78*4882a593Smuzhiyun	depends on ARM64
79*4882a593Smuzhiyun	default y
80*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
81*4882a593Smuzhiyun	select COMMON_CLK_MESON_DUALDIV
82*4882a593Smuzhiyun	select COMMON_CLK_MESON_MPLL
83*4882a593Smuzhiyun	select COMMON_CLK_MESON_PLL
84*4882a593Smuzhiyun	select COMMON_CLK_MESON_AO_CLKC
85*4882a593Smuzhiyun	select COMMON_CLK_MESON_EE_CLKC
86*4882a593Smuzhiyun	select MFD_SYSCON
87*4882a593Smuzhiyun	help
88*4882a593Smuzhiyun	  Support for the clock controller on AmLogic A113D devices, aka axg.
89*4882a593Smuzhiyun	  Say Y if you want peripherals and CPU frequency scaling to work.
90*4882a593Smuzhiyun
91*4882a593Smuzhiyunconfig COMMON_CLK_AXG_AUDIO
92*4882a593Smuzhiyun	tristate "Meson AXG Audio Clock Controller Driver"
93*4882a593Smuzhiyun	depends on ARM64
94*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
95*4882a593Smuzhiyun	select COMMON_CLK_MESON_PHASE
96*4882a593Smuzhiyun	select COMMON_CLK_MESON_SCLK_DIV
97*4882a593Smuzhiyun	select REGMAP_MMIO
98*4882a593Smuzhiyun	help
99*4882a593Smuzhiyun	  Support for the audio clock controller on AmLogic A113D devices,
100*4882a593Smuzhiyun	  aka axg, Say Y if you want audio subsystem to work.
101*4882a593Smuzhiyun
102*4882a593Smuzhiyunconfig COMMON_CLK_G12A
103*4882a593Smuzhiyun	tristate "G12 and SM1 SoC clock controllers support"
104*4882a593Smuzhiyun	depends on ARM64
105*4882a593Smuzhiyun	default y
106*4882a593Smuzhiyun	select COMMON_CLK_MESON_REGMAP
107*4882a593Smuzhiyun	select COMMON_CLK_MESON_DUALDIV
108*4882a593Smuzhiyun	select COMMON_CLK_MESON_MPLL
109*4882a593Smuzhiyun	select COMMON_CLK_MESON_PLL
110*4882a593Smuzhiyun	select COMMON_CLK_MESON_AO_CLKC
111*4882a593Smuzhiyun	select COMMON_CLK_MESON_EE_CLKC
112*4882a593Smuzhiyun	select COMMON_CLK_MESON_CPU_DYNDIV
113*4882a593Smuzhiyun	select COMMON_CLK_MESON_VID_PLL_DIV
114*4882a593Smuzhiyun	select MFD_SYSCON
115*4882a593Smuzhiyun	help
116*4882a593Smuzhiyun	  Support for the clock controller on Amlogic S905D2, S905X2 and S905Y2
117*4882a593Smuzhiyun	  devices, aka g12a. Say Y if you want peripherals to work.
118*4882a593Smuzhiyunendmenu
119