1*4882a593Smuzhiyun/* 2*4882a593Smuzhiyun * BSD LICENSE 3*4882a593Smuzhiyun * 4*4882a593Smuzhiyun * Copyright(c) 2016-2017 Broadcom. All rights reserved. 5*4882a593Smuzhiyun * 6*4882a593Smuzhiyun * Redistribution and use in source and binary forms, with or without 7*4882a593Smuzhiyun * modification, are permitted provided that the following conditions 8*4882a593Smuzhiyun * are met: 9*4882a593Smuzhiyun * 10*4882a593Smuzhiyun * * Redistributions of source code must retain the above copyright 11*4882a593Smuzhiyun * notice, this list of conditions and the following disclaimer. 12*4882a593Smuzhiyun * * Redistributions in binary form must reproduce the above copyright 13*4882a593Smuzhiyun * notice, this list of conditions and the following disclaimer in 14*4882a593Smuzhiyun * the documentation and/or other materials provided with the 15*4882a593Smuzhiyun * distribution. 16*4882a593Smuzhiyun * * Neither the name of Broadcom nor the names of its 17*4882a593Smuzhiyun * contributors may be used to endorse or promote products derived 18*4882a593Smuzhiyun * from this software without specific prior written permission. 19*4882a593Smuzhiyun * 20*4882a593Smuzhiyun * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 21*4882a593Smuzhiyun * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 22*4882a593Smuzhiyun * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 23*4882a593Smuzhiyun * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 24*4882a593Smuzhiyun * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 25*4882a593Smuzhiyun * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 26*4882a593Smuzhiyun * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 27*4882a593Smuzhiyun * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 28*4882a593Smuzhiyun * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 29*4882a593Smuzhiyun * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 30*4882a593Smuzhiyun * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 31*4882a593Smuzhiyun */ 32*4882a593Smuzhiyun 33*4882a593Smuzhiyun#include <dt-bindings/clock/bcm-sr.h> 34*4882a593Smuzhiyun 35*4882a593Smuzhiyun osc: oscillator { 36*4882a593Smuzhiyun #clock-cells = <0>; 37*4882a593Smuzhiyun compatible = "fixed-clock"; 38*4882a593Smuzhiyun clock-frequency = <50000000>; 39*4882a593Smuzhiyun }; 40*4882a593Smuzhiyun 41*4882a593Smuzhiyun crmu_ref25m: crmu_ref25m { 42*4882a593Smuzhiyun #clock-cells = <0>; 43*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 44*4882a593Smuzhiyun clocks = <&osc>; 45*4882a593Smuzhiyun clock-div = <2>; 46*4882a593Smuzhiyun clock-mult = <1>; 47*4882a593Smuzhiyun }; 48*4882a593Smuzhiyun 49*4882a593Smuzhiyun genpll0: genpll0@1d104 { 50*4882a593Smuzhiyun #clock-cells = <1>; 51*4882a593Smuzhiyun compatible = "brcm,sr-genpll0"; 52*4882a593Smuzhiyun reg = <0x0001d104 0x32>, 53*4882a593Smuzhiyun <0x0001c854 0x4>; 54*4882a593Smuzhiyun clocks = <&osc>; 55*4882a593Smuzhiyun clock-output-names = "genpll0", "clk_125m", "clk_scr", 56*4882a593Smuzhiyun "clk_250", "clk_pcie_axi", 57*4882a593Smuzhiyun "clk_paxc_axi_x2", 58*4882a593Smuzhiyun "clk_paxc_axi"; 59*4882a593Smuzhiyun }; 60*4882a593Smuzhiyun 61*4882a593Smuzhiyun genpll2: genpll2@1d1ac { 62*4882a593Smuzhiyun #clock-cells = <1>; 63*4882a593Smuzhiyun compatible = "brcm,sr-genpll2"; 64*4882a593Smuzhiyun reg = <0x0001d1ac 0x32>, 65*4882a593Smuzhiyun <0x0001c854 0x4>; 66*4882a593Smuzhiyun clocks = <&osc>; 67*4882a593Smuzhiyun clock-output-names = "genpll2", "clk_nic", 68*4882a593Smuzhiyun "clk_ts_500_ref", "clk_125_nitro", 69*4882a593Smuzhiyun "clk_chimp", "clk_nic_flash", 70*4882a593Smuzhiyun "clk_fs"; 71*4882a593Smuzhiyun }; 72*4882a593Smuzhiyun 73*4882a593Smuzhiyun genpll3: genpll3@1d1e0 { 74*4882a593Smuzhiyun #clock-cells = <1>; 75*4882a593Smuzhiyun compatible = "brcm,sr-genpll3"; 76*4882a593Smuzhiyun reg = <0x0001d1e0 0x32>, 77*4882a593Smuzhiyun <0x0001c854 0x4>; 78*4882a593Smuzhiyun clocks = <&osc>; 79*4882a593Smuzhiyun clock-output-names = "genpll3", "clk_hsls", 80*4882a593Smuzhiyun "clk_sdio"; 81*4882a593Smuzhiyun }; 82*4882a593Smuzhiyun 83*4882a593Smuzhiyun genpll4: genpll4@1d214 { 84*4882a593Smuzhiyun #clock-cells = <1>; 85*4882a593Smuzhiyun compatible = "brcm,sr-genpll4"; 86*4882a593Smuzhiyun reg = <0x0001d214 0x32>, 87*4882a593Smuzhiyun <0x0001c854 0x4>; 88*4882a593Smuzhiyun clocks = <&osc>; 89*4882a593Smuzhiyun clock-output-names = "genpll4", "clk_ccn", 90*4882a593Smuzhiyun "clk_tpiu_pll", "clk_noc", 91*4882a593Smuzhiyun "clk_chclk_fs4", 92*4882a593Smuzhiyun "clk_bridge_fscpu"; 93*4882a593Smuzhiyun }; 94*4882a593Smuzhiyun 95*4882a593Smuzhiyun genpll5: genpll5@1d248 { 96*4882a593Smuzhiyun #clock-cells = <1>; 97*4882a593Smuzhiyun compatible = "brcm,sr-genpll5"; 98*4882a593Smuzhiyun reg = <0x0001d248 0x32>, 99*4882a593Smuzhiyun <0x0001c870 0x4>; 100*4882a593Smuzhiyun clocks = <&osc>; 101*4882a593Smuzhiyun clock-output-names = "genpll5", "clk_fs4_hf", 102*4882a593Smuzhiyun "clk_crypto_ae", "clk_raid_ae"; 103*4882a593Smuzhiyun }; 104*4882a593Smuzhiyun 105*4882a593Smuzhiyun lcpll0: lcpll0@1d0c4 { 106*4882a593Smuzhiyun #clock-cells = <1>; 107*4882a593Smuzhiyun compatible = "brcm,sr-lcpll0"; 108*4882a593Smuzhiyun reg = <0x0001d0c4 0x3c>, 109*4882a593Smuzhiyun <0x0001c870 0x4>; 110*4882a593Smuzhiyun clocks = <&osc>; 111*4882a593Smuzhiyun clock-output-names = "lcpll0", "clk_sata_refp", 112*4882a593Smuzhiyun "clk_sata_refn", "clk_sata_350", 113*4882a593Smuzhiyun "clk_sata_500"; 114*4882a593Smuzhiyun }; 115*4882a593Smuzhiyun 116*4882a593Smuzhiyun lcpll1: lcpll1@1d138 { 117*4882a593Smuzhiyun #clock-cells = <1>; 118*4882a593Smuzhiyun compatible = "brcm,sr-lcpll1"; 119*4882a593Smuzhiyun reg = <0x0001d138 0x3c>, 120*4882a593Smuzhiyun <0x0001c870 0x4>; 121*4882a593Smuzhiyun clocks = <&osc>; 122*4882a593Smuzhiyun clock-output-names = "lcpll1", "clk_wan", 123*4882a593Smuzhiyun "clk_usb_ref", 124*4882a593Smuzhiyun "clk_crmu_ts"; 125*4882a593Smuzhiyun }; 126*4882a593Smuzhiyun 127*4882a593Smuzhiyun hsls_clk: hsls_clk { 128*4882a593Smuzhiyun #clock-cells = <0>; 129*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 130*4882a593Smuzhiyun clocks = <&genpll3 1>; 131*4882a593Smuzhiyun clock-div = <1>; 132*4882a593Smuzhiyun clock-mult = <1>; 133*4882a593Smuzhiyun }; 134*4882a593Smuzhiyun 135*4882a593Smuzhiyun hsls_div2_clk: hsls_div2_clk { 136*4882a593Smuzhiyun #clock-cells = <0>; 137*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 138*4882a593Smuzhiyun clocks = <&genpll3 BCM_SR_GENPLL3_HSLS_CLK>; 139*4882a593Smuzhiyun clock-div = <2>; 140*4882a593Smuzhiyun clock-mult = <1>; 141*4882a593Smuzhiyun 142*4882a593Smuzhiyun }; 143*4882a593Smuzhiyun 144*4882a593Smuzhiyun hsls_div4_clk: hsls_div4_clk { 145*4882a593Smuzhiyun #clock-cells = <0>; 146*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 147*4882a593Smuzhiyun clocks = <&genpll3 BCM_SR_GENPLL3_HSLS_CLK>; 148*4882a593Smuzhiyun clock-div = <4>; 149*4882a593Smuzhiyun clock-mult = <1>; 150*4882a593Smuzhiyun }; 151*4882a593Smuzhiyun 152*4882a593Smuzhiyun hsls_25m_clk: hsls_25m_clk { 153*4882a593Smuzhiyun #clock-cells = <0>; 154*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 155*4882a593Smuzhiyun clocks = <&crmu_ref25m>; 156*4882a593Smuzhiyun clock-div = <1>; 157*4882a593Smuzhiyun clock-mult = <1>; 158*4882a593Smuzhiyun }; 159*4882a593Smuzhiyun 160*4882a593Smuzhiyun hsls_25m_div2_clk: hsls_25m_div2_clk { 161*4882a593Smuzhiyun #clock-cells = <0>; 162*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 163*4882a593Smuzhiyun clocks = <&hsls_25m_clk>; 164*4882a593Smuzhiyun clock-div = <2>; 165*4882a593Smuzhiyun clock-mult = <1>; 166*4882a593Smuzhiyun }; 167*4882a593Smuzhiyun 168*4882a593Smuzhiyun sdio0_clk: sdio0_clk { 169*4882a593Smuzhiyun #clock-cells = <0>; 170*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 171*4882a593Smuzhiyun clocks = <&genpll3 BCM_SR_GENPLL3_SDIO_CLK>; 172*4882a593Smuzhiyun clock-div = <1>; 173*4882a593Smuzhiyun clock-mult = <1>; 174*4882a593Smuzhiyun }; 175*4882a593Smuzhiyun 176*4882a593Smuzhiyun sdio1_clk: sdio1_clk { 177*4882a593Smuzhiyun #clock-cells = <0>; 178*4882a593Smuzhiyun compatible = "fixed-factor-clock"; 179*4882a593Smuzhiyun clocks = <&genpll3 BCM_SR_GENPLL3_SDIO_CLK>; 180*4882a593Smuzhiyun clock-div = <1>; 181*4882a593Smuzhiyun clock-mult = <1>; 182*4882a593Smuzhiyun }; 183