1*4882a593Smuzhiyun /* SPDX-License-Identifier: GPL-2.0 */ 2*4882a593Smuzhiyun #ifndef __ASM_ARCH_PXA3xx_U2D_H 3*4882a593Smuzhiyun #define __ASM_ARCH_PXA3xx_U2D_H 4*4882a593Smuzhiyun 5*4882a593Smuzhiyun #include <mach/bitfield.h> 6*4882a593Smuzhiyun 7*4882a593Smuzhiyun /* 8*4882a593Smuzhiyun * USB2 device controller registers and bits definitions 9*4882a593Smuzhiyun */ 10*4882a593Smuzhiyun #define U2DCR (0x0000) /* U2D Control Register */ 11*4882a593Smuzhiyun #define U2DCR_NDC (1 << 31) /* NAK During Config */ 12*4882a593Smuzhiyun #define U2DCR_HSTC (0x7 << 28) /* High Speed Timeout Calibration */ 13*4882a593Smuzhiyun #define U2DCR_SPEOREN (1 << 27) /* Short Packet EOR INTR generation Enable */ 14*4882a593Smuzhiyun #define U2DCR_FSTC (0x7 << 24) /* Full Speed Timeout Calibration */ 15*4882a593Smuzhiyun #define U2DCR_UCLKOVR (1 << 22) /* UTM Clock Override */ 16*4882a593Smuzhiyun #define U2DCR_ABP (1 << 21) /* Application Bus Power */ 17*4882a593Smuzhiyun #define U2DCR_ADD (1 << 20) /* Application Device Disconnect */ 18*4882a593Smuzhiyun #define U2DCR_CC (1 << 19) /* Configuration Change */ 19*4882a593Smuzhiyun #define U2DCR_HS (1 << 18) /* High Speed USB Detection */ 20*4882a593Smuzhiyun #define U2DCR_SMAC (1 << 17) /* Switch Endpoint Memory to Active Configuration */ 21*4882a593Smuzhiyun #define U2DCR_DWRE (1 << 16) /* Device Remote Wake-up Feature */ 22*4882a593Smuzhiyun #define U2DCR_ACN (0xf << 12) /* Active U2D Configuration Number */ 23*4882a593Smuzhiyun #define U2DCR_AIN (0xf << 8) /* Active U2D Interface Number */ 24*4882a593Smuzhiyun #define U2DCR_AAISN (0xf << 4) /* Active U2D Alternate Interface Setting Number */ 25*4882a593Smuzhiyun #define U2DCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ 26*4882a593Smuzhiyun #define U2DCR_UDR (1 << 2) /* U2D Resume */ 27*4882a593Smuzhiyun #define U2DCR_UDA (1 << 1) /* U2D Active */ 28*4882a593Smuzhiyun #define U2DCR_UDE (1 << 0) /* U2D Enable */ 29*4882a593Smuzhiyun 30*4882a593Smuzhiyun #define U2DICR (0x0004) /* U2D Interrupt Control Register */ 31*4882a593Smuzhiyun #define U2DISR (0x000C) /* U2D Interrupt Status Register */ 32*4882a593Smuzhiyun #define U2DINT_CC (1 << 31) /* Interrupt - Configuration Change */ 33*4882a593Smuzhiyun #define U2DINT_SOF (1 << 30) /* Interrupt - SOF */ 34*4882a593Smuzhiyun #define U2DINT_USOF (1 << 29) /* Interrupt - micro SOF */ 35*4882a593Smuzhiyun #define U2DINT_RU (1 << 28) /* Interrupt - Resume */ 36*4882a593Smuzhiyun #define U2DINT_SU (1 << 27) /* Interrupt - Suspend */ 37*4882a593Smuzhiyun #define U2DINT_RS (1 << 26) /* Interrupt - Reset */ 38*4882a593Smuzhiyun #define U2DINT_DPE (1 << 25) /* Interrupt - Data Packet Error */ 39*4882a593Smuzhiyun #define U2DINT_FIFOERR (0x4) /* Interrupt - endpoint FIFO error */ 40*4882a593Smuzhiyun #define U2DINT_PACKETCMP (0x2) /* Interrupt - endpoint packet complete */ 41*4882a593Smuzhiyun #define U2DINT_SPACKETCMP (0x1) /* Interrupt - endpoint short packet complete */ 42*4882a593Smuzhiyun 43*4882a593Smuzhiyun #define U2DFNR (0x0014) /* U2D Frame Number Register */ 44*4882a593Smuzhiyun 45*4882a593Smuzhiyun #define U2DINT(n, intr) (((intr) & 0x07) << (((n) & 0x07) * 3)) 46*4882a593Smuzhiyun #define U2DICR2 (0x0008) /* U2D Interrupt Control Register 2 */ 47*4882a593Smuzhiyun #define U2DISR2 (0x0010) /* U2D Interrupt Status Register 2 */ 48*4882a593Smuzhiyun 49*4882a593Smuzhiyun #define U2DOTGCR (0x0020) /* U2D OTG Control Register */ 50*4882a593Smuzhiyun #define U2DOTGCR_OTGEN (1 << 31) /* On-The-Go Enable */ 51*4882a593Smuzhiyun #define U2DOTGCR_AALTHNP (1 << 30) /* A-device Alternate Host Negotiation Protocal Port Support */ 52*4882a593Smuzhiyun #define U2DOTGCR_AHNP (1 << 29) /* A-device Host Negotiation Protocal Support */ 53*4882a593Smuzhiyun #define U2DOTGCR_BHNP (1 << 28) /* B-device Host Negotiation Protocal Enable */ 54*4882a593Smuzhiyun 55*4882a593Smuzhiyun #ifdef CONFIG_CPU_PXA930 56*4882a593Smuzhiyun #define U2DOTGCR_LPA (1 << 15) /* ULPI low power mode active */ 57*4882a593Smuzhiyun #define U2DOTGCR_IESI (1 << 13) /* OTG interrupt Enable */ 58*4882a593Smuzhiyun #define U2DOTGCR_ISSI (1 << 12) /* OTG interrupt status */ 59*4882a593Smuzhiyun #endif 60*4882a593Smuzhiyun 61*4882a593Smuzhiyun #define U2DOTGCR_CKAF (1 << 5) /* Carkit Mode Alternate Function Select */ 62*4882a593Smuzhiyun #define U2DOTGCR_UTMID (1 << 4) /* UTMI Interface Disable */ 63*4882a593Smuzhiyun #define U2DOTGCR_ULAF (1 << 3) /* ULPI Mode Alternate Function Select */ 64*4882a593Smuzhiyun #define U2DOTGCR_SMAF (1 << 2) /* Serial Mode Alternate Function Select */ 65*4882a593Smuzhiyun #define U2DOTGCR_RTSM (1 << 1) /* Return to Synchronous Mode (ULPI Mode) */ 66*4882a593Smuzhiyun #define U2DOTGCR_ULE (1 << 0) /* ULPI Wrapper Enable */ 67*4882a593Smuzhiyun 68*4882a593Smuzhiyun #define U2DOTGICR (0x0024) /* U2D OTG Interrupt Control Register */ 69*4882a593Smuzhiyun #define U2DOTGISR (0x0028) /* U2D OTG Interrupt Status Register */ 70*4882a593Smuzhiyun 71*4882a593Smuzhiyun #define U2DOTGINT_SF (1 << 17) /* OTG Set Feature Command Received */ 72*4882a593Smuzhiyun #define U2DOTGINT_SI (1 << 16) /* OTG Interrupt */ 73*4882a593Smuzhiyun #define U2DOTGINT_RLS1 (1 << 14) /* RXCMD Linestate[1] Change Interrupt Rise */ 74*4882a593Smuzhiyun #define U2DOTGINT_RLS0 (1 << 13) /* RXCMD Linestate[0] Change Interrupt Rise */ 75*4882a593Smuzhiyun #define U2DOTGINT_RID (1 << 12) /* RXCMD OTG ID Change Interrupt Rise */ 76*4882a593Smuzhiyun #define U2DOTGINT_RSE (1 << 11) /* RXCMD OTG Session End Interrupt Rise */ 77*4882a593Smuzhiyun #define U2DOTGINT_RSV (1 << 10) /* RXCMD OTG Session Valid Interrupt Rise */ 78*4882a593Smuzhiyun #define U2DOTGINT_RVV (1 << 9) /* RXCMD OTG Vbus Valid Interrupt Rise */ 79*4882a593Smuzhiyun #define U2DOTGINT_RCK (1 << 8) /* RXCMD Carkit Interrupt Rise */ 80*4882a593Smuzhiyun #define U2DOTGINT_FLS1 (1 << 6) /* RXCMD Linestate[1] Change Interrupt Fall */ 81*4882a593Smuzhiyun #define U2DOTGINT_FLS0 (1 << 5) /* RXCMD Linestate[0] Change Interrupt Fall */ 82*4882a593Smuzhiyun #define U2DOTGINT_FID (1 << 4) /* RXCMD OTG ID Change Interrupt Fall */ 83*4882a593Smuzhiyun #define U2DOTGINT_FSE (1 << 3) /* RXCMD OTG Session End Interrupt Fall */ 84*4882a593Smuzhiyun #define U2DOTGINT_FSV (1 << 2) /* RXCMD OTG Session Valid Interrupt Fall */ 85*4882a593Smuzhiyun #define U2DOTGINT_FVV (1 << 1) /* RXCMD OTG Vbus Valid Interrupt Fall */ 86*4882a593Smuzhiyun #define U2DOTGINT_FCK (1 << 0) /* RXCMD Carkit Interrupt Fall */ 87*4882a593Smuzhiyun 88*4882a593Smuzhiyun #define U2DOTGUSR (0x002C) /* U2D OTG ULPI Status Register */ 89*4882a593Smuzhiyun #define U2DOTGUSR_LPA (1 << 31) /* ULPI Low Power Mode Active */ 90*4882a593Smuzhiyun #define U2DOTGUSR_S6A (1 << 30) /* ULPI Serial Mode (6-pin) Active */ 91*4882a593Smuzhiyun #define U2DOTGUSR_S3A (1 << 29) /* ULPI Serial Mode (3-pin) Active */ 92*4882a593Smuzhiyun #define U2DOTGUSR_CKA (1 << 28) /* ULPI Car Kit Mode Active */ 93*4882a593Smuzhiyun #define U2DOTGUSR_LS1 (1 << 6) /* RXCMD Linestate 1 Status */ 94*4882a593Smuzhiyun #define U2DOTGUSR_LS0 (1 << 5) /* RXCMD Linestate 0 Status */ 95*4882a593Smuzhiyun #define U2DOTGUSR_ID (1 << 4) /* OTG IDGnd Status */ 96*4882a593Smuzhiyun #define U2DOTGUSR_SE (1 << 3) /* OTG Session End Status */ 97*4882a593Smuzhiyun #define U2DOTGUSR_SV (1 << 2) /* OTG Session Valid Status */ 98*4882a593Smuzhiyun #define U2DOTGUSR_VV (1 << 1) /* OTG Vbus Valid Status */ 99*4882a593Smuzhiyun #define U2DOTGUSR_CK (1 << 0) /* Carkit Interrupt Status */ 100*4882a593Smuzhiyun 101*4882a593Smuzhiyun #define U2DOTGUCR (0x0030) /* U2D OTG ULPI Control Register */ 102*4882a593Smuzhiyun #define U2DOTGUCR_RUN (1 << 25) /* RUN */ 103*4882a593Smuzhiyun #define U2DOTGUCR_RNW (1 << 24) /* Read or Write operation */ 104*4882a593Smuzhiyun #define U2DOTGUCR_ADDR (0x3f << 16) /* Address of the ULPI PHY register */ 105*4882a593Smuzhiyun #define U2DOTGUCR_WDATA (0xff << 8) /* The data for a WRITE command */ 106*4882a593Smuzhiyun #define U2DOTGUCR_RDATA (0xff << 0) /* The data for a READ command */ 107*4882a593Smuzhiyun 108*4882a593Smuzhiyun #define U2DP3CR (0x0034) /* U2D Port 3 Control Register */ 109*4882a593Smuzhiyun #define U2DP3CR_P2SS (0x3 << 8) /* Host Port 2 Serial Mode Select */ 110*4882a593Smuzhiyun #define U2DP3CR_P3SS (0x7 << 4) /* Host Port 3 Serial Mode Select */ 111*4882a593Smuzhiyun #define U2DP3CR_VPVMBEN (0x1 << 2) /* Host Port 3 Vp/Vm Block Enable */ 112*4882a593Smuzhiyun #define U2DP3CR_CFG (0x3 << 0) /* Host Port 3 Configuration */ 113*4882a593Smuzhiyun 114*4882a593Smuzhiyun #define U2DCSR0 (0x0100) /* U2D Control/Status Register - Endpoint 0 */ 115*4882a593Smuzhiyun #define U2DCSR0_IPA (1 << 8) /* IN Packet Adjusted */ 116*4882a593Smuzhiyun #define U2DCSR0_SA (1 << 7) /* SETUP Active */ 117*4882a593Smuzhiyun #define U2DCSR0_RNE (1 << 6) /* Receive FIFO Not Empty */ 118*4882a593Smuzhiyun #define U2DCSR0_FST (1 << 5) /* Force Stall */ 119*4882a593Smuzhiyun #define U2DCSR0_SST (1 << 4) /* Send Stall */ 120*4882a593Smuzhiyun #define U2DCSR0_DME (1 << 3) /* DMA Enable */ 121*4882a593Smuzhiyun #define U2DCSR0_FTF (1 << 2) /* Flush Transmit FIFO */ 122*4882a593Smuzhiyun #define U2DCSR0_IPR (1 << 1) /* IN Packet Ready */ 123*4882a593Smuzhiyun #define U2DCSR0_OPC (1 << 0) /* OUT Packet Complete */ 124*4882a593Smuzhiyun 125*4882a593Smuzhiyun #define U2DCSR(x) (0x0100 + ((x) << 2)) /* U2D Control/Status Register - Endpoint x */ 126*4882a593Smuzhiyun #define U2DCSR_BF (1 << 10) /* Buffer Full, for OUT eps */ 127*4882a593Smuzhiyun #define U2DCSR_BE (1 << 10) /* Buffer Empty, for IN eps */ 128*4882a593Smuzhiyun #define U2DCSR_DPE (1 << 9) /* Data Packet Error, for ISO eps only */ 129*4882a593Smuzhiyun #define U2DCSR_FEF (1 << 8) /* Flush Endpoint FIFO */ 130*4882a593Smuzhiyun #define U2DCSR_SP (1 << 7) /* Short Packet Control/Status, for OUT eps only, readonly */ 131*4882a593Smuzhiyun #define U2DCSR_BNE (1 << 6) /* Buffer Not Empty, for OUT eps */ 132*4882a593Smuzhiyun #define U2DCSR_BNF (1 << 6) /* Buffer Not Full, for IN eps */ 133*4882a593Smuzhiyun #define U2DCSR_FST (1 << 5) /* Force STALL, write 1 set */ 134*4882a593Smuzhiyun #define U2DCSR_SST (1 << 4) /* Sent STALL, write 1 clear */ 135*4882a593Smuzhiyun #define U2DCSR_DME (1 << 3) /* DMA Enable */ 136*4882a593Smuzhiyun #define U2DCSR_TRN (1 << 2) /* Tx/Rx NAK, write 1 clear */ 137*4882a593Smuzhiyun #define U2DCSR_PC (1 << 1) /* Packet Complete, write 1 clear */ 138*4882a593Smuzhiyun #define U2DCSR_FS (1 << 0) /* FIFO needs Service */ 139*4882a593Smuzhiyun 140*4882a593Smuzhiyun #define U2DBCR0 (0x0200) /* U2D Byte Count Register - Endpoint 0 */ 141*4882a593Smuzhiyun #define U2DBCR(x) (0x0200 + ((x) << 2)) /* U2D Byte Count Register - Endpoint x */ 142*4882a593Smuzhiyun 143*4882a593Smuzhiyun #define U2DDR0 (0x0300) /* U2D Data Register - Endpoint 0 */ 144*4882a593Smuzhiyun 145*4882a593Smuzhiyun #define U2DEPCR(x) (0x0400 + ((x) << 2)) /* U2D Configuration Register - Endpoint x */ 146*4882a593Smuzhiyun #define U2DEPCR_EE (1 << 0) /* Endpoint Enable */ 147*4882a593Smuzhiyun #define U2DEPCR_BS_MASK (0x3FE) /* Buffer Size, BS*8=FIFO size, max 8184B = 8KB */ 148*4882a593Smuzhiyun 149*4882a593Smuzhiyun #define U2DSCA (0x0500) /* U2D Setup Command Address */ 150*4882a593Smuzhiyun #define U2DSCA_VALUE (0x0120) 151*4882a593Smuzhiyun 152*4882a593Smuzhiyun #define U2DEN0 (0x0504) /* U2D Endpoint Information Register - Endpoint 0 */ 153*4882a593Smuzhiyun #define U2DEN(x) (0x0504 + ((x) << 2)) /* U2D Endpoint Information Register - Endpoint x */ 154*4882a593Smuzhiyun 155*4882a593Smuzhiyun /* U2DMA registers */ 156*4882a593Smuzhiyun #define U2DMACSR0 (0x1000) /* U2DMA Control/Status Register - Channel 0 */ 157*4882a593Smuzhiyun #define U2DMACSR(x) (0x1000 + ((x) << 2)) /* U2DMA Control/Status Register - Channel x */ 158*4882a593Smuzhiyun #define U2DMACSR_RUN (1 << 31) /* Run Bit (read / write) */ 159*4882a593Smuzhiyun #define U2DMACSR_STOPIRQEN (1 << 29) /* Stop Interrupt Enable (read / write) */ 160*4882a593Smuzhiyun #define U2DMACSR_EORIRQEN (1 << 28) /* End of Receive Interrupt Enable (R/W) */ 161*4882a593Smuzhiyun #define U2DMACSR_EORJMPEN (1 << 27) /* Jump to next descriptor on EOR */ 162*4882a593Smuzhiyun #define U2DMACSR_EORSTOPEN (1 << 26) /* STOP on an EOR */ 163*4882a593Smuzhiyun #define U2DMACSR_RASIRQEN (1 << 23) /* Request After Cnannel Stopped Interrupt Enable */ 164*4882a593Smuzhiyun #define U2DMACSR_MASKRUN (1 << 22) /* Mask Run */ 165*4882a593Smuzhiyun #define U2DMACSR_SCEMC (3 << 18) /* System Bus Split Completion Error Message Class */ 166*4882a593Smuzhiyun #define U2DMACSR_SCEMI (0x1f << 13) /* System Bus Split Completion Error Message Index */ 167*4882a593Smuzhiyun #define U2DMACSR_BUSERRTYPE (7 << 10) /* PX Bus Error Type */ 168*4882a593Smuzhiyun #define U2DMACSR_EORINTR (1 << 9) /* End Of Receive */ 169*4882a593Smuzhiyun #define U2DMACSR_REQPEND (1 << 8) /* Request Pending */ 170*4882a593Smuzhiyun #define U2DMACSR_RASINTR (1 << 4) /* Request After Channel Stopped (read / write 1 clear) */ 171*4882a593Smuzhiyun #define U2DMACSR_STOPINTR (1 << 3) /* Stop Interrupt (read only) */ 172*4882a593Smuzhiyun #define U2DMACSR_ENDINTR (1 << 2) /* End Interrupt (read / write 1 clear) */ 173*4882a593Smuzhiyun #define U2DMACSR_STARTINTR (1 << 1) /* Start Interrupt (read / write 1 clear) */ 174*4882a593Smuzhiyun #define U2DMACSR_BUSERRINTR (1 << 0) /* Bus Error Interrupt (read / write 1 clear) */ 175*4882a593Smuzhiyun 176*4882a593Smuzhiyun #define U2DMACR (0x1080) /* U2DMA Control Register */ 177*4882a593Smuzhiyun #define U2DMAINT (0x10F0) /* U2DMA Interrupt Register */ 178*4882a593Smuzhiyun 179*4882a593Smuzhiyun #define U2DMABR0 (0x1100) /* U2DMA Branch Register - Channel 0 */ 180*4882a593Smuzhiyun #define U2DMABR(x) (0x1100 + (x) << 2) /* U2DMA Branch Register - Channel x */ 181*4882a593Smuzhiyun 182*4882a593Smuzhiyun #define U2DMADADR0 (0x1200) /* U2DMA Descriptor Address Register - Channel 0 */ 183*4882a593Smuzhiyun #define U2DMADADR(x) (0x1200 + (x) * 0x10) /* U2DMA Descriptor Address Register - Channel x */ 184*4882a593Smuzhiyun 185*4882a593Smuzhiyun #define U2DMADADR_STOP (1U << 0) 186*4882a593Smuzhiyun 187*4882a593Smuzhiyun #define U2DMASADR0 (0x1204) /* U2DMA Source Address Register - Channel 0 */ 188*4882a593Smuzhiyun #define U2DMASADR(x) (0x1204 + (x) * 0x10) /* U2DMA Source Address Register - Channel x */ 189*4882a593Smuzhiyun #define U2DMATADR0 (0x1208) /* U2DMA Target Address Register - Channel 0 */ 190*4882a593Smuzhiyun #define U2DMATADR(x) (0x1208 + (x) * 0x10) /* U2DMA Target Address Register - Channel x */ 191*4882a593Smuzhiyun 192*4882a593Smuzhiyun #define U2DMACMDR0 (0x120C) /* U2DMA Command Address Register - Channel 0 */ 193*4882a593Smuzhiyun #define U2DMACMDR(x) (0x120C + (x) * 0x10) /* U2DMA Command Address Register - Channel x */ 194*4882a593Smuzhiyun 195*4882a593Smuzhiyun #define U2DMACMDR_XFRDIS (1 << 31) /* Transfer Direction */ 196*4882a593Smuzhiyun #define U2DMACMDR_STARTIRQEN (1 << 22) /* Start Interrupt Enable */ 197*4882a593Smuzhiyun #define U2DMACMDR_ENDIRQEN (1 << 21) /* End Interrupt Enable */ 198*4882a593Smuzhiyun #define U2DMACMDR_PACKCOMP (1 << 13) /* Packet Complete */ 199*4882a593Smuzhiyun #define U2DMACMDR_LEN (0x07ff) /* length mask (max = 2K - 1) */ 200*4882a593Smuzhiyun 201*4882a593Smuzhiyun #endif /* __ASM_ARCH_PXA3xx_U2D_H */ 202