1*4882a593Smuzhiyun# SPDX-License-Identifier: GPL-2.0
2*4882a593Smuzhiyun%YAML 1.2
3*4882a593Smuzhiyun---
4*4882a593Smuzhiyun$id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-tcon-ch0-clk.yaml#
5*4882a593Smuzhiyun$schema: http://devicetree.org/meta-schemas/core.yaml#
6*4882a593Smuzhiyun
7*4882a593Smuzhiyuntitle: Allwinner A10 TCON Channel 0 Clock Device Tree Bindings
8*4882a593Smuzhiyun
9*4882a593Smuzhiyunmaintainers:
10*4882a593Smuzhiyun  - Chen-Yu Tsai <wens@csie.org>
11*4882a593Smuzhiyun  - Maxime Ripard <mripard@kernel.org>
12*4882a593Smuzhiyun
13*4882a593Smuzhiyundeprecated: true
14*4882a593Smuzhiyun
15*4882a593Smuzhiyunproperties:
16*4882a593Smuzhiyun  "#clock-cells":
17*4882a593Smuzhiyun    const: 0
18*4882a593Smuzhiyun
19*4882a593Smuzhiyun  "#reset-cells":
20*4882a593Smuzhiyun    const: 1
21*4882a593Smuzhiyun
22*4882a593Smuzhiyun  compatible:
23*4882a593Smuzhiyun    enum:
24*4882a593Smuzhiyun      - allwinner,sun4i-a10-tcon-ch0-clk
25*4882a593Smuzhiyun      - allwinner,sun4i-a10-tcon-ch1-clk
26*4882a593Smuzhiyun
27*4882a593Smuzhiyun  reg:
28*4882a593Smuzhiyun    maxItems: 1
29*4882a593Smuzhiyun
30*4882a593Smuzhiyun  clocks:
31*4882a593Smuzhiyun    maxItems: 4
32*4882a593Smuzhiyun    description: >
33*4882a593Smuzhiyun      The parent order must match the hardware programming order.
34*4882a593Smuzhiyun
35*4882a593Smuzhiyun  clock-output-names:
36*4882a593Smuzhiyun    maxItems: 1
37*4882a593Smuzhiyun
38*4882a593Smuzhiyunrequired:
39*4882a593Smuzhiyun  - "#clock-cells"
40*4882a593Smuzhiyun  - compatible
41*4882a593Smuzhiyun  - reg
42*4882a593Smuzhiyun  - clocks
43*4882a593Smuzhiyun  - clock-output-names
44*4882a593Smuzhiyun
45*4882a593Smuzhiyunif:
46*4882a593Smuzhiyun  properties:
47*4882a593Smuzhiyun    compatible:
48*4882a593Smuzhiyun      contains:
49*4882a593Smuzhiyun        const: allwinner,sun4i-a10-tcon-ch0-clk
50*4882a593Smuzhiyun
51*4882a593Smuzhiyunthen:
52*4882a593Smuzhiyun  required:
53*4882a593Smuzhiyun    - "#reset-cells"
54*4882a593Smuzhiyun
55*4882a593SmuzhiyunadditionalProperties: false
56*4882a593Smuzhiyun
57*4882a593Smuzhiyunexamples:
58*4882a593Smuzhiyun  - |
59*4882a593Smuzhiyun    clk@1c20118 {
60*4882a593Smuzhiyun        #clock-cells = <0>;
61*4882a593Smuzhiyun        #reset-cells = <1>;
62*4882a593Smuzhiyun        compatible = "allwinner,sun4i-a10-tcon-ch0-clk";
63*4882a593Smuzhiyun        reg = <0x01c20118 0x4>;
64*4882a593Smuzhiyun        clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
65*4882a593Smuzhiyun        clock-output-names = "tcon-ch0-sclk";
66*4882a593Smuzhiyun    };
67*4882a593Smuzhiyun
68*4882a593Smuzhiyun  - |
69*4882a593Smuzhiyun    clk@1c2012c {
70*4882a593Smuzhiyun        #clock-cells = <0>;
71*4882a593Smuzhiyun        compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
72*4882a593Smuzhiyun        reg = <0x01c2012c 0x4>;
73*4882a593Smuzhiyun        clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
74*4882a593Smuzhiyun        clock-output-names = "tcon-ch1-sclk";
75*4882a593Smuzhiyun    };
76*4882a593Smuzhiyun
77*4882a593Smuzhiyun...
78