Home
last modified time | relevance | path

Searched refs:reg_mfe_g_frame_start_sw (Results 1 – 10 of 10) sorted by relevance

/utopia/UTPA2-700.0.x/modules/mfe/drv/mfe/cModel/
H A Dmfe_reg_jpge.c119 mfe_reg.reg_mfe_g_frame_start_sw = 0; in OutputSwCfg1_Jpg()
311 mfe_reg.reg_mfe_g_frame_start_sw = 1; in OutputSwCfg1_Jpg()
313 mfe_reg.reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in OutputSwCfg1_Jpg()
H A Dmfe_reg_264e.c358 mfe_reg.reg_mfe_g_frame_start_sw = 0; in OutputSwCfg1_H264()
734 mfe_reg.reg_mfe_g_frame_start_sw = 1; in OutputSwCfg1_H264()
736 mfe_reg.reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in OutputSwCfg1_H264()
H A Dmfe_reg_m4ve.c524 mfe_reg.reg_mfe_g_frame_start_sw = 0; in OutputSwCfg1_Mp4()
1044 mfe_reg.reg_mfe_g_frame_start_sw = 1; in OutputSwCfg1_Mp4()
1051 mfe_reg.reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in OutputSwCfg1_Mp4()
H A Dmfe_common.c206 mfe_reg.reg_mfe_g_frame_start_sw = 1; in Enable_HW()
209 mfe_reg.reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in Enable_HW()
H A Dmfe_reg.h223 MFE_U16 reg_mfe_g_frame_start_sw:1; // frame start (1T clk_mfe) member
/utopia/UTPA2-700.0.x/modules/mfe/drv/mfe_ex/cModel/
H A Dmfe_reg_jpge.c_180 mfe_reg->reg_mfe_g_frame_start_sw = 0;
381 mfe_reg->reg_mfe_g_frame_start_sw = 1;
383 mfe_reg->reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear
H A Dmfe_reg_m4ve.c628 mfe_reg->reg_mfe_g_frame_start_sw = 0; in OutputSwCfg1_Mp4()
1097 mfe_reg->reg_mfe_g_frame_start_sw = 1; in OutputSwCfg1_Mp4()
1100 mfe_reg->reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in OutputSwCfg1_Mp4()
H A Dmfe_reg_264e.c577 mfe_reg->reg_mfe_g_frame_start_sw = 0; in OutputSwCfg1_H264()
1271 mfe_reg->reg_mfe_g_frame_start_sw = 1; in OutputSwCfg1_H264()
1273 mfe_reg->reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in OutputSwCfg1_H264()
H A Dmfe_common.c368 mfe_reg->reg_mfe_g_frame_start_sw = 1; in Enable_HW()
371 mfe_reg->reg_mfe_g_frame_start_sw = 0; // HW is write-one-clear in Enable_HW()
H A Dmfe_reg.h200 MS_U16 reg_mfe_g_frame_start_sw:1; // frame start (1T clk_mfe) member