Home
last modified time | relevance | path

Searched refs:SRAM1_IHC (Results 1 – 11 of 11) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/
H A Dmhal_pq.c652 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
670 SRAM1_IHC[cont1++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table()
686 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
701 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table()
725 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
758 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
768 _Hal_PQ_set_sram_ihc_crd_table(&SRAM1_IHC[0], 0, cont1); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/
H A Dmhal_pq.c654 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
672 SRAM1_IHC[cont1++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table()
688 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
703 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table()
727 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
760 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
770 _Hal_PQ_set_sram_ihc_crd_table(&SRAM1_IHC[0], 0, cont1); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/
H A Dmhal_pq.c652 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
670 SRAM1_IHC[cont1++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table()
686 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
701 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table()
725 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
758 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
768 _Hal_PQ_set_sram_ihc_crd_table(&SRAM1_IHC[0], 0, cont1); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/
H A Dmhal_pq.c652 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
670 SRAM1_IHC[cont1++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table()
686 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
701 MS_U8 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table()
725 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
758 SRAM1_IHC[cont1]=data; in Hal_PQ_set_sram_ihc_crd_table()
768 _Hal_PQ_set_sram_ihc_crd_table(&SRAM1_IHC[0], 0, cont1); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/xc/drv/ace/
H A DdrvACE.c955 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE]; in MDrv_XC_ACE_Set_IHC_SRAM() local
960 memset(SRAM1_IHC, 0, sizeof(SRAM1_IHC)); in MDrv_XC_ACE_Set_IHC_SRAM()
980 SRAM1_IHC[cont1]=data; in MDrv_XC_ACE_Set_IHC_SRAM()
1012 SRAM1_IHC[cont1]=data; in MDrv_XC_ACE_Set_IHC_SRAM()
1022 Hal_ACE_Set_IHC_SRAM(pInstance, &SRAM1_IHC[0], 0, cont1); in MDrv_XC_ACE_Set_IHC_SRAM()
/utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/
H A Dmhal_pq.c839 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
859 SRAM1_IHC[cont1] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table()
884 _Hal_PQ_set_sram_ihc_crd_table(pInstance, &SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/
H A Dmhal_pq.c723 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE] = {0}; in Hal_PQ_set_sram_ihc_crd_table() local
743 SRAM1_IHC[cont1] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table()
768 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/
H A Dmhal_pq.c1158 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
1178 SRAM1_IHC[cont1] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table()
1203 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/M7621/pq/
H A Dmhal_pq.c1158 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
1178 SRAM1_IHC[cont1] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table()
1203 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/
H A Dmhal_pq.c1158 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
1178 SRAM1_IHC[cont1] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table()
1203 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/
H A Dmhal_pq.c1158 MS_U16 SRAM1_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local
1178 SRAM1_IHC[cont1] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table()
1203 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM1_IHC[0], 0, SRAM1_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()