Home
last modified time | relevance | path

Searched refs:REG_TC_SC_OP1_BK20_20_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c175 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
710 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1241 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1776 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2307 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2838 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3369 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3904 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4439 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4971 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c167 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
696 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
1221 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
1750 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
2275 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
2800 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
3325 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
3854 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
4383 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
4908 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c175 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
710 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1241 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1776 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2307 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2838 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3369 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3904 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4439 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4970 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c171 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
685 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1195 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1709 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2219 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2729 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3239 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3753 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4267 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4777 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5006 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c171 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
685 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1195 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1709 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2219 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2729 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3239 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3753 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4267 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4777 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5006 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c167 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
696 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
1221 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
1750 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
2275 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
2800 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
3325 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
3854 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
4383 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
4908 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0xBF/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c171 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
685 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1195 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1709 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2219 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2729 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3239 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3753 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4267 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4777 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5006 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c171 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
685 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1195 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
1709 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2219 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
2729 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3239 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
3753 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4267 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
4777 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_20_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5006 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h1838 #define REG_TC_SC_OP1_BK20_20_L _PK_L_(0x20, 0x20) macro