Home
last modified time | relevance | path

Searched refs:REG_TC_SC_OP1_BK20_1F_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c177 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
712 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1243 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1778 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2309 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2840 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3371 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3906 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4441 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c169 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
698 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1223 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1752 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2277 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2802 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3327 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3856 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4385 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4910 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c177 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
712 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1243 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1778 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2309 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2840 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3371 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3906 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4441 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4972 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c173 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
687 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1197 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1711 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2221 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2731 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3241 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3755 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4269 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4779 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5004 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c173 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
687 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1197 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1711 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2221 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2731 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3241 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3755 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4269 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4779 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5004 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c169 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
698 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1223 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1752 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2277 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2802 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3327 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3856 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4385 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4910 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c173 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
687 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1197 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1711 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2221 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2731 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3241 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3755 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4269 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4779 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5004 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c173 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
687 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1197 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
1711 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2221 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
2731 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3241 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
3755 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4269 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
4779 { DRV_DAC_REG(REG_TC_SC_OP1_BK20_1F_L), 0xFF, 0xD2/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h5004 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h1836 #define REG_TC_SC_OP1_BK20_1F_L _PK_L_(0x20, 0x1F) macro